

Single-Phase Transformerless Dual Buck-Based Grid-Connected Inverter

Lucas Munaretto and Marcelo L. Heldwein

Federal University of Santa Catarina — UFSC

Department of Electronics and Electrical Engineering / Power Electronics Institute — INEP

P.O: Box 5119 CEP: 88040-970, Florianopolis-SC, BRAZIL

Email: lucasmunaretto@gmail.com and marcelo.heldwein@ufsc.br

Tel.: +55 (48) 3721-7464

Abstract—This work proposes a novel single-phase transformerless dual buck-based grid-connected inverter. The proposal features only two power semiconductors in the current path at all operating stages and, thus, enables low conduction losses. The topology guarantees increased robustness since the dc-bus cannot be short-circuited by a shoot-through event. Since the inverter uses two inductors the use of coupled inductors is proposed to reduce the overall passive components volume and better use of the magnetic cores. Experimental results of a 2 kW prototype (+380 V to 220 V /60 Hz) are presented, which show that the proposed inverter is able to achieve high efficiency (> 98%) and low common-mode voltage when switching at 50 kHz.

I. INTRODUCTION

A key enabler of the trend towards the universal deployment of distributed solar photovoltaic (PV) systems is the transformerless grid-connected PV inverter [1]–[3], i.e., dc-ac converters that ideally do not generate common-mode voltages at the switching frequency. Such feature prevents the generation of high ground leakage currents that would otherwise circulate through the typically high capacitance to ground found in PV modules arrangements. Therefore, transformerless inverters can be used without galvanic insulation and provide reduced dimensions, cost, weight, high frequency conducted emissions and increased efficiency.

The conventional H-bridge inverter can be used when bipolar modulation is employed. However, this leads to larger ac-side inductors when compared to the unipolar modulation. In addition, silicon MOSFETs cannot be used in hard switching conditions since their body diodes reverse recovery characteristics would lead to very high turn-on transition losses. Increasing the output current ripple can lead to soft switching operation, but lead to high rms current values and higher attenuation requirements for the ac-side EMC filter. Several transformerless inverter topologies and according modulation strategies have been proposed to improve the attainable performance with the conventional H-bridge. Transformerless hard-switching grid-connected inverter solutions include: (a) the HERIC inverter [4]; (b) the H5-inverter [5]; (c) the H-bridge inverter with dc bypass [6]; (d) the H6-inverter variations [7]–[9]; (e) the two paralleled buck converters inverter [10]; (f) two dual paralleled buck converters inverter [10]; (g) three-level inverters [11]; and, (h) the dual paralleled buck converters inverter with ac-side decoupling [12]. Most of




Fig. 1. Principle of a paralleled buck converter-based grid-connected inverter.

the aforementioned topologies are protected under intellectual property rights.

The three-level topologies require that the dc-bus average voltage level is, at least, twice the peak value of the ac-side voltage and, thus, demand higher voltage ratings for the power semiconductors. The H5-inverter, the H6-inverter and the H-bridge inverter with dc bypass present three power semiconductors conducting the inductor current in at least one operating stage, while the HERIC and the paralleled buck converters-based inverters (PBCIs) have only two semiconductors in the current path during all operating stages. This potentially leads to lower conduction losses, which is highly desirable for grid connected PV systems. In addition, the PBCIs are all shoot through free at least in their dc-side port due to diodes naturally offering a one way path to the currents. This enables higher robustness and the possibility to use silicon carbide (SiC) diodes to implement two of the high switching




Fig. 3. Sub-converters: (a) ac-side positive half-cycle buck dc-dc converter; and, (b) negative half-cycle buck converter. The gray components ideally do not carry currents in the respective half-cycles of the fundamental period.

that commands the low frequency switches S_{bc} and S_{nb} , where

$$\text{sgn}(x) = \begin{cases} 1 & \text{if } x > 0 \\ 0 & \text{if } x = 0 \\ -1 & \text{if } x < 0 \end{cases}, \quad (9)$$

while the switching signal

$$s_n = 1 - \text{sign}(v_o) \quad (10)$$

drives the switches S_{ad} and S_{na} . Thus,

$$s_{pc} = \begin{cases} s & \text{if } 0 \leq \omega t \leq \pi \\ 0 & \text{if } \pi \leq \omega t \leq 2\pi \end{cases}, \quad (11)$$

$$s_{pd} = \begin{cases} 0 & \text{if } 0 \leq \omega t \leq \pi \\ s & \text{if } \pi \leq \omega t \leq 2\pi \end{cases}, \quad (12)$$

and

$$s_{bc} = s_{nb} = 1 - s_{ad} = 1 - s_{na} = \begin{cases} 1 & \text{if } 0 \leq \omega t \leq \pi \\ 0 & \text{if } \pi \leq \omega t \leq 2\pi \end{cases}. \quad (13)$$

Diodes D_{bc} and D_{ad} operate complementarily to switches S_{pc} and S_{pd} , respectively.

The coupled inductors operate according to the same principles as presented in the power factor correction PWM rectifier proposed in [13].

An interlock delay time between the transitions of s_n and s_p , at the zero crossings of v_o is required in order to prevent a short-circuit of the capacitor C_{ac} during the polarity reversal events of the ac-side voltage v_o . This can be done by using an algorithm that has a phase locked loop (PLL) providing the ac-side voltage angle and a voltage sensor that measures the voltage. A logic can then be built in order to guarantee that there are no shoot throughs close to the polarity reversals.




Fig. 4. Waveforms for ideal operation of the proposed inverter. Shown are: (a) carrier (c) and modulating (m) signals; (b) switching functions of the PWM switches (s_{pc} and s_{pd}) and of the fundamental frequency switches (s_p and s_n); (c) ac-side voltage (v_o); (d) ac-side current (i_o) and windings currents (i_a and i_b); (e) common-mode voltage (v_{cm}); (f) currents through the outer switches S_{pc} , S_{nb} , S_{pd} and S_{na} ; (g) currents through the inner switches D_{bc} , S_{bc} , D_{ad} and S_{ad} ; (h) voltages over the upper switches S_{pc} and S_{pd} ; and, (i) voltages over the lower switches S_{nb} and S_{na} .

The ideal operation waveforms of the main components are presented in Fig. 4. Fig. 4(a) shows the modulation waveform m and carrier c . The resulting pulse pattern is seen in Fig. 4(b). The ac-side voltage considering a line filter is presented in Fig. 4(c). The currents flowing through the inductors and into the ac-side are depicted in Fig. 4(d). The inverter common mode voltage, defined by

$$v_{cm} = \frac{v_{dc} + v_o}{2} \quad (14)$$

is observed in Fig. 4(e), where no high switching frequency ideally exists. The instantaneous currents through the PWM switches are in Fig. 4(f) and Fig. 4(g). The voltages across the upper switches shown in Fig. 4(h), where it is seen that they do not switch close to the zero crossings due to the implemented interlock logic. This can also be seen in the voltages over S_{na} and S_{nb} in Fig. 4(i).

As the proposed inverter operates similarly to the one explained in Section I, it cannot handle non unity power factor

operating conditions without heavy distortions in the ac-side current waveform.

III. STATIC ANALYSIS

This section presents the theoretical analysis of the current efforts in the main components of the proposed converter.

Assume that $i_o(t)$ is the inverter output current and it is given by

$$i_o = \hat{I}_o \sin(\omega t), \quad (15)$$

where \hat{I}_o is the peak inverter output current and the $\omega = 2\pi f_o$ is the angular frequency of the inverter output current. The theoretical sinusoidal voltage reference is expressed by

$$m = |M \sin(\omega t)|, \quad (16)$$

where M is the inverter modulation index. The ac-side voltage local average value is then

$$\bar{v}_o = m (\text{sgn}[\sin(\omega t)]) v_{dc} = M \sin(\omega t). \quad (17)$$

The duty ratios for S_x devices, with $x = \{pc, pd\}$ at their respective working half-cycles are

$$\delta_{S_x} = m, \quad (18)$$

and the duty ratios for S_y devices, with $y = \{bc, ad\}$, at their respective working half-cycles are

$$\delta_{S_y} = 1 - m. \quad (19)$$

The local average and rms values of a given device S_z can be ideally expressed by

$$\bar{i}_{S_z} = \bar{i}_o \cdot \delta_{S_z} \quad (20)$$

and

$$i_{S_z}^{\text{rms}} = i_o^{\text{rms}} \cdot \sqrt{\delta_{S_z}}, \quad (21)$$

respectively, where \bar{i}_o and i_o^{rms} are respectively the output current average and rms local values. This assumes that the ac-side current i_o presents low ripple and slow time variation.

Finally, the global average and rms values of the S_x and S_y devices can be found with

$$\bar{X} = \sqrt{\frac{1}{2\pi} \int_0^{2\pi} x \, d\omega t} \quad (22)$$

and

$$X^{\text{rms}} = \sqrt{\frac{1}{2\pi} \int_0^{2\pi} x^2 \, d\omega t}, \quad (23)$$

respectively.

The overall average and rms values for the power semiconductor currents assuming a piecewise linear evolution of




Fig. 5. Normalized average and RMS currents values to the peak value as a function of M .

the inductors currents (i.e., the high frequency ripple at each switching period is accounted for) are given by

$$\bar{I}_{S_x} = \frac{M \hat{I}_o}{4} \quad (24)$$

$$I_{S_x}^{\text{rms}} = \frac{1}{15} \sqrt{\frac{10 (M^3 \hat{V}_o^2 + 15 M \hat{I}_o^2 L^2 f_s^2)}{\pi L^2 f_s^2}} \quad (25)$$

$$\bar{I}_{S_y} = \hat{I}_o \left(\frac{M}{4} - \frac{1}{\pi} \right) \quad (26)$$

$$I_{S_y}^{\text{rms}} = \frac{1}{120} \sqrt{\frac{5}{\pi L^2 f_s^2} \begin{bmatrix} -128 M^3 \hat{V}_o^2 & \dots \\ +45\pi M^2 \hat{V}_o^2 & \dots \\ -1920 M \hat{I}_o^2 L^2 f_s^2 & \dots \\ +720\pi \hat{I}_o^2 L^2 f_s^2 & \dots \end{bmatrix}} \quad (27)$$

Expressions (24) to (27) are used to plot average and rms currents values normalized by \hat{I}_o and as functions of M . This is seen in Fig. 5. Table I presents values that are calculated according using (24) to (27) and results obtained from simulation of the proposed converter operating with $M = 0.819$ and $M = 0.4$. The comparison of these values show very good agreement.

IV. EXPERIMENTAL RESULTS

A prototype with the specifications given in Table II has been built (see Fig. 6) and used to measure the main waveforms of the proposed inverter feeding a resistive load. The high frequency MOSFETs are C2M0080120D from Wolf-speed. The diodes are IDH10G65C5 from Infineon. The low frequency ones are super junction MOSFETS IPW65R037C6 from Infineon. The first version of this inverter uses electrolytic capacitors at the dc-bus. An EMC filter is included. The control is performed by a TMS320F28377S from Texas Instruments. The measured efficiency at rated power was 98.01%.




Fig. 6. Photographs of the built 2-kW/220-V inverter prototype.




Fig. 7. Experimental waveforms measured in the built inverter prototype: (a) current through one of the inductors (i_a — 5 A/div), voltage across the upper switch S_{pc} (v_{Spc} — 200 V/div), voltage across the lower switch S_{nb} (v_{Snb} — 100 V/div) and ac-side voltage (v_o — 100 V/div); (b) ac-side current (i_o — 5 A/div), ac-side voltage (v_o — 100 V/div), common-mode voltage (v_{cm} — 200 V/div) and its computed FFT ($\text{FFT}\{v_{cm}\}$ — 200 dB/div).

TABLE I
COMPARISON BETWEEN CALCULATED AND SIMULATED CURRENT VALUES.

Variable	$M = 0.819$		$M = 0.400$	
	Calculated	Simulated	Calculated	Simulated
\bar{I}_{S_x}	2.632 A	2.630 A	1.285	1.285
$I_{S_x}^{\text{rms}}$	5.474 A	5.373 A	3.765	3.752
\bar{I}_{S_j}	1.460 A	1.462 A	2.806	2.807
$I_{S_j}^{\text{rms}}$	3.536 A	3.571 A	5.219	5.234

Fig. 7(a) shows the current i_a in one of the windings of the coupled inductors, the voltage across the low-side MOSFET S_{nb} , the ac-side voltage v_o across an EMC filter capacitor and the voltage through the upper switch S_{pc} . (refer

to Fig. 2). The local average value of the current i_a follows a rectified half sine wave during the positive half-cycle and zero at the negative as expected. Very high frequency current components that appear from the excitation of parasitic components resonances are observed during the whole period. The main components involved in this phenomena are the power semiconductors and PCB capacitances and the loop leakage inductances. These resonances might excite oscillatory voltage waveforms that generate overvoltages across switches S_{bc} and S_{ad} . Two clamping diodes were connected from the negative terminal of the dc-bus to the sources of these MOSFETs due to this reason. The voltages observed across the switches are then well controlled.

The ac-port current i_o and voltage v_o are seen in Fig. 7(b) along with an indirect measurement of the common-mode voltage \hat{v}_{cm} (measured from the negative terminal of the dc-bus to the common point of the EMC filter Y-capacitors).

TABLE II
DUAL-BUCK INVERTER PROTOTYPE SPECIFICATIONS.

Power	Ac voltage	Dc voltage	Switching frequency	Inductors	Dc-bus capacitors
2 kW	220 V / 60 Hz	380 V	50 kHz	490 μ H total	1880 μ F total

In addition the Fast Fourier Transform of the CM voltage, $\text{FFT}(\hat{v}_{cm})$, computed by the oscilloscope is shown. A comparison between the 120 Hz component and the switching frequency ($f_{sw} = 50$ kHz) one is seen, where a difference of over 40 dB was measured. Thus, the CM free operation can be confirmed. The output voltage v_o presents low harmonic distortion.

V. CONCLUSIONS

A single-phase transformerless dual buck-based inverter that can be used in grid-connected applications was proposed. It features only two power semiconductors in the current path at any operating stage. This leads to low conduction losses. A dc-bus shoot-through is prevented by the use of two diodes leading to a robust topology, where such diodes can be advantageously implemented with wide bandgap devices and, thus, present very low switching losses. Only two of the four turn-off switches operate at the PWM frequency. The other two devices can be implemented with power semiconductors that can be designed for optimized forward conduction voltage drop. Coupled inductors are used to reduce the inverter passive elements volume and use the magnetic cores during the whole period unlike other known PBCI topologies. Two low frequency switches are used to directly connect the negative terminal of the dc-bus to the ac-side terminals. This guarantees ideally null CM voltage at the switching frequency. Experimental results of a 2-kW prototype were presented, which show that the proposed inverter generate a very low common-mode voltage at the switching frequency. In addition, the paralleled buck-based inverter achieved an efficiency higher than 98% at rated power when switching at 50 kHz and employing SiC devices for the PWM switching devices and Si super junction MOSFETs for the low frequency turn-off switches.

REFERENCES

- [1] S. B. Kjaer, J. K. Pedersen, and F. Blaabjerg, "A review of single-phase grid-connected inverters for photovoltaic modules," *IEEE transactions on industry applications*, vol. 41, no. 5, pp. 1292–1306, 2005.
- [2] M. Obi and R. Bass, "Trends and challenges of grid-connected photovoltaic systems - a review," *Renewable and Sustainable Energy Reviews*, vol. 58, pp. 1082–1094, 2016.
- [3] J. Jana, H. Saha, and K. D. Bhattacharya, "A review of inverter topologies for single-phase grid-connected photovoltaic systems," *Renewable and Sustainable Energy Reviews*, vol. 72, pp. 1256–1270, 2017.
- [4] H. Schmidt, S. Christoph, and J. Ketterer, "Current inverter for direct/alternating currents, has direct and alternating connections with an intermediate power store, a bridge circuit, rectifier diodes and a inductive choke," 2003, German Patent DE10221592.
- [5] M. Victor, F. Greizer, S. Bremicker, and U. Hübler, "Method of converting a direct current voltage from a source of direct current voltage, more specifically from a photovoltaic source of direct current voltage, into a alternating current voltage," Aug. 12 2008, US Patent 7,411,802.
- [6] R. González, J. Lopez, P. Sanchis, and L. Marroyo, "Transformerless inverter for single-phase photovoltaic systems," *IEEE Transactions on Power Electronics*, vol. 22, no. 2, pp. 693–697, 2007.
- [7] W. Yu, J.-S. Lai, H. Qian, C. Hutchens, J. Zhang, G. Lisi, A. Djabbari, G. Smith, and T. Hegarty, "High-efficiency inverter with h6-type configuration for photovoltaic non-isolated ac module applications," in *Applied Power Electronics Conference and Exposition (APEC), 2010 Twenty-Fifth Annual IEEE*. IEEE, 2010, pp. 1056–1061.
- [8] B. Ji, J. Wang, and J. Zhao, "High-efficiency single-phase transformerless pv h6 inverter with hybrid modulation method," *IEEE Transactions on Industrial Electronics*, vol. 60, no. 5, pp. 2104–2115, 2013.
- [9] M. Frisch and T. Ernö, "A new, alternative three-level topology for highly efficient, single-phase solar applications," Aug. 12 2014, Vincotech technical paper.
- [10] S. V. Araújo, P. Zacharias, and R. Mallwitz, "Highly efficient single-phase transformerless inverters for grid-connected photovoltaic systems," *IEEE Transactions on Industrial Electronics*, vol. 57, no. 9, pp. 3118–3128, 2010.
- [11] B. Burger and D. Kranzer, "Extreme high efficiency pv-power converters," in *Power Electronics and Applications, 2009. EPE'09. 13th European Conference on*. IEEE, 2009, pp. 1–13.
- [12] B. Yang, W. Li, Y. Gu, W. Cui, and X. He, "Improved transformerless inverter with common-mode leakage current elimination for a photovoltaic grid-connected power system," *IEEE Transactions on Power Electronics*, vol. 27, no. 2, pp. 752–762, 2012.
- [13] Y. Jang and M. Jovanovic, "Power factor correction rectifier having independent inductive components," Sep. 4 2007, US Patent 7,265,650.