

Light-Load Efficiency Improvement for LLC Converter with Synchronous Rectification in Solid-State Transformer Application

Chih-Shen Yeh*, Lanhua Zhang†, Jung-Muk Choe*, Cheng-Wei Chen*, Oscar Yu*, Jih-Sheng Lai*

*Department of Electrical and Computer Engineering, Virginia Polytechnic Institute and State University, Blacksburg, VA, USA

†Kilby Labs, Texas Instruments, Santa Clara, CA, USA

Abstract—Synchronous rectification technique can reduce secondary-side conduction loss of the LLC resonant converter. Typically, the control of synchronous rectifier (SR) relies on either voltage or current information; however, the detection circuit is sensitive to parasitic effects and high frequency noises. Since reliability is among top priorities in solid-state transformer application, open-loop controlled scheme becomes advantageous. Unfortunately, secondary-side current of LLC converter reaches zero-crossing-point (ZCP) earlier at light-load condition and the SR signal could turn off after ZCP. In that case, high circulating current appears in the secondary side and dramatically deteriorate efficiency. Therefore, a tuning method utilizing external primary-side output capacitor and dead-time extension is proposed to avoid late turn-off issue of open-loop controlled scheme. In this paper, the cause of ZCP shifting and late turn-off issue are explained first. Then a model for dead-time transient of LLC converter is derived as the theoretical basis of proposed tuning method. Finally, hardware testing results of a 4-kW LLC converter module are presented. With the proposed tuning method, the open-loop controlled synchronous rectification can improve the efficiency of the LLC converter module even at light-load condition.

Keywords—LLC converter; synchronous rectifier; parasitic output capacitance; solid-state transformer

I. INTRODUCTION

The initial concept of solid-state transformer (SST) was to replace the conventional bulky and high-costed ac-to-ac transformer [1]. In medium voltage (MV) level, semiconductor devices with high voltage-blocking capability suffers from either low switching speed or serious switching noises [2]-[5]. As an alternative, one can cascade multiple converters to use relatively low-voltage devices instead [6]-[8]. The MV SST developed in Future Energy Electronics Center [8] consists of the following stages: (1) 3-level ac-dc boost converters in series configuration to handle MV front-end and correct power factor, (2) isolated dc-dc converters in parallel configuration to step down voltage and (3) a single-phase dc-ac inverter. Fig. 1 is the entire system configuration and Fig. 2 is the individual power module circuit.

The dc-dc stage in [8] is realized by LLC resonant converter, as depicted in Fig. 3(a), because of its galvanic isolation, high efficiency and capability of high-frequency operation [8]-[9]. However, traditional unidirectional LLC




Fig. 1. System configuration of the SST in [8].




Fig. 2. Power module circuit.




Fig. 3. LLC converter: (a) without SR and (b) with SR.

converter rectifies current through secondary-side diodes that generate large conduction loss. The loss breakdown of LLC

The work is sponsored by Kilby Labs, Texas Instruments.

converter in [8] under nominal output power is illustrated in Fig. 4 and shows that about half of power loss is attributed to conduction loss of silicon diode rectifier.




Fig. 4. Loss breakdown of LLC converter in 2.5-kW power module testing.

To reduce rectifier conduction loss of LLC converter, synchronous rectifier (SR) technique is widely used especially in low-output-voltage applications [10]-[13]. SRs are semiconductor switches with low on-resistance that take place of rectifier diode. Fig. 3(b) shows the circuit diagram of LLC converter in [8] after applying SRs. It is common that SR requires sensing circuit, for example, in the self-driven scheme utilizing V_{DS} of SRs [10]-[11] or drain current of SRs [13]. However, cycle-by-cycle SR control using detection circuit is not preferred because parasitic components, switching noises, electromagnetic interference and other non-ideal effect could degrade the reliability, which is among top priorities of a SST. Consequently, external driven method with open-loop signals is chosen instead. Fig. 5 shows the block diagram of the external driven method where SR control signals and primary-side control signals are isolated by fiber optics. Since device gate signals shown in Fig. 6 is open-loop-controlled, sensing circuit is not necessary.




Fig. 5. External driven method.




Fig. 6. Device gate signals.

In [8], LLC converter operates in region II [14] to avoid primary device turn-off loss, secondary rectifier hard commutation and obtain zero-voltage-switching (ZVS) [15]. Since switching frequency f_s is below series resonant frequency f_r , secondary-side current I_{sec} reaches zero-crossing-point (ZCP) at the end of power delivery stage, as shown in Fig. 7. The ZCP appears earlier at light-load condition; however, open-loop SR signals remain the same throughout entire load range. As a result, SR could be turned off after ZCP and allow high circulating current flowing, which is named as late turn-off issue.

The detailed mechanism for late turn-off issue is discussed in Section II. Then a tuning method is proposed in Section III to solve the problem. Section IV shows experimental results tested through a power module. Finally, Section V concludes the paper.

$$n(I_{Lr} - I_{Lm}) = I_{sec} \quad (1)$$



Fig. 7. Simulated steady-state current waveforms of LLC converter without SR ($f_s < f_r$).

II. PROBLEM STATEMENT

A. Zero-Crossing-Point Shifting

In Fig. 7, resonant current I_{Lr} follows magnetizing current I_{Lm} within freewheeling stage and I_{sec} is zero. Ideally, I_{sec} should also be zero at the beginning of the power delivery stage. However, output capacitance (C_{oss}) of devices has to be charged/discharged for turn-off/turn-on. Therefore, resonance appears within the dead-time of primary devices. The resonance affects the initial current I_{ini} for the power delivery stage.

From Fig. 8, I_{Lr} in the power delivery stage is a sinusoidal waveform with resonant frequency shown in (2). Since I_{Lm} is only controlled by the voltage-second of the transformer, according to (1), I_{Lr} has larger initial phase angle when I_{ini} is higher. As a result, I_{Lr} meets I_{Lm} in the power delivery stage earlier, which advances the ZCP of I_{sec} . The shifting of ZCP is illustrated in Fig. 9. Another way to understand ZCP shifting is by directly looking at I_{sec} . After rectifying, the mean of I_{sec} equals to output current I_o . In general, instantaneous I_{sec} becomes larger when I_{ini} gets higher. Therefore, conduction time is shortened and ZCP shows up early.

Under light-load condition, the ratio I_{ini}/I_o is greater, which implies the initial phase angle caused by I_{ini} is greater as well. Consequently, ZCP shifting is even more severe.

$$f_r = \frac{1}{2\pi\sqrt{L_r C_r}} \quad (2)$$




Fig. 8. Equivalent circuit model of LLC converter in the power delivery stage.




Fig. 9. Zero-crossing-point (ZCP) shifting.

B. Late Turn-Off Issue

ZCP shifting becomes an issue when SR with open-loop control is applied. Unlike the case using diode rectifier, SR allows I_{sec} flows into the other direction after ZCP. So if SR is not turned off before ZCP, energy will be transferred from the load back to the LLC converter, which generates large circulating energy and extra conduction loss. In addition, if one curtails on-time of the SRs to avoid late turn-off issue at light-load, then the benefit of SR declines at heavy-load. Therefore, a fundamental solution that reduces I_{ini} is preferred.




Fig. 10. Simulated waveforms of late turn-off issue.

III. TIME-DOMAIN ANALYSIS AND TUNING METHOD

To resolve late turn-off issue, the cause of I_{ini} should be analyzed in details. To begin with, the C_{oss} of the devices should be considered. C_{oss} affects voltage gain and ZVS of a resonant converter [16]-[18]. In [18], the transient analysis within dead-time is performed but only simplified results in terms of ZVS are provided. Fig. 11 shows experimental waveforms illustrating the transient within primary-side dead-time stage (when both Q1 and Q2 are turned off) and a high-frequency ringing can be observed especially in current waveforms, which has not been well studied. The high-frequency ringing has dominating impact on I_{ini} so it has to be suppressed.




Fig. 11. Transient waveforms in primary-side dead-time stage.

Fig. 12 shows the equivalent circuit model of the LLC converter (Fig. 3(b)) in primary-side dead-time stage. All components are reflected to the primary side. C_p and C_s are primary and secondary-side device C_{oss} which are assumed to be linear. Resonant capacitors (C_{r1} , C_{r2}) and the other capacitors (C_{o1} , C_{o2} , C_o) have much larger capacitance so they are considered to be ineffective. At the beginning of the dead-time, resonant current and magnetizing current are I_r and I_m . The differential equations of the model are listed in (3) and the corresponding initial conditions are shown in (4). Solved by Laplace transform method, the s-domain result is shown in (5) and (6). Note that i_2 is the I_{sec} reflected to the primary side.




Fig. 12. Equivalent circuit model of LLC converter with SR in primary-side dead-time stage.

$$0 = \frac{i_1}{2C_p} + L_r \frac{d^2 i_1}{dt^2} + L_m \frac{d^2 (i_1 + i_2)}{dt^2}, \quad 0 = \frac{n^2 i_2}{2C_s} + L_m \frac{d^2 (i_1 + i_2)}{dt^2} \quad (3)$$

$$i_1(0) = I_r, \quad i_2(0) = I_m - I_r, \quad i_1'(0) = 0, \quad i_2'(0) = \frac{V_g}{2L_m} \quad (4)$$

$$I_2(s) = \frac{\frac{V_g}{4C_p L_m L_r} + \frac{I_m s}{2C_p L_r} + \frac{V_g}{2L_m} s^2 + L_r (I_m - I_r) s^3}{(s^2 + \omega_l^2)(s^2 + \omega_h^2)} \quad (5)$$

$$\omega_l \approx \sqrt{\frac{1}{2L_m(C_p + \frac{C_s}{n^2})}}, \quad \omega_h \approx \sqrt{\frac{1}{2L_r(\frac{n^2}{C_s} + \frac{1}{C_p})}} \quad (6)$$

There are two basic frequencies in (5), ω_l and ω_h . Low-frequency ω_l is generated by the resonance between L_m and C_p , C_s/n^2 in parallel. In Fig. 11, the drop of V_{DS1} can be approximated by a quarter of ω_l -sinusoidal wave because ω_l implies how L_m discharges primary-side C_{oss} . Consequently, ω_l dominates the dead-time required for ZVS. On the other hand, high-frequency ω_h is caused by the resonance between L_r and C_p , C_s/n^2 in series, which is exactly the high frequency component needed to be suppressed. After applying inverse Laplace transform to (5), the amplitude of the ω_h -resonance is shown in (7). The final result in (7) is assumed to have I_r that equals I_m and the assumption is based on a prior freewheeling stage without parasitic effects.

$$i_{2,\omega_h}(t) \approx (I_m - I_r) \cos \omega_h t - \frac{I_m}{2C_p L_r} \frac{\cos \omega_h t}{\omega_h^2} \quad (7)$$

$$\approx -\frac{I_m}{2C_p L_r} \frac{\cos \omega_h t}{\omega_h^2} = \frac{-I_m}{(1 + \frac{C_p}{C_s} n^2)} \cos \omega_h t$$

From (7), if secondary-side device has larger C_{oss} , then the ω_h -resonance gets worse. On the contrary, increasing C_p helps alleviating the ω_h -resonance. Therefore, a tuning method is proposed to add external capacitor to the drain-source of Q1 and Q2. Similar approach can be found in [19] where external

capacitor is utilized to suppress the ringing in power delivery stage instead. Finally, the dead-time also has to be increased to guarantee the ZVS of Q1 and Q2, so the increment of C_p cannot be exaggerated.

IV. EXPERIMENTAL RESULTS

The power module in Fig. 2 (except for the full-bridge rectifier at front) is built to verify the tuning method. The input voltage of the module is 600 VDC, and then boosted to 1.4 kV to supply two LLC converters with individual V_g of 700 V. The SR is silicon carbide (SiC) MOSFET and its performance is compared to the silicon diode rectifier in [8] as well. The photo of the LLC converter secondary-side circuit with SR is shown in Fig. 12 and the power stage parameters of the LLC converter are summarized in Table I.




Fig. 12. Photograph of the LLC converter secondary-side circuit prototype with SiC SR.

TABLE I. POWER STAGE PARAMETERS OF LLC CONVERTER

Input voltage (V_g)	700 V	Output voltage (V_o)	400 V
Output current (I_o)	0-10 A	Switching frequency (f_s)	84 kHz
Turns ratio (n)	21:12	Half-bridge capacitor (C_{o1}, C_{o2})	6.6 μ F
Magnetizing inductance (L_m)	810 μ H	Resonant capacitor (C_{r1}, C_{r2})	150 nF
Resonant inductance/transformer leakage inductance (L_r)	11.2 μ H	Series resonant frequency (f_r)	86.8 kHz
Primary-side switches (Q1, Q2)	C2M0080120D SiC MOSFET		
Secondary-side SR in new version (Q3, Q4)	SCT3022AL SiC MOSFET		
Secondary-side rectifier in original version (D3, D4)	60EPF06 silicon diode		

Fig. 13 shows the experimental steady-state waveforms of the LLC converter at nominal power level, which is 2.5 kW for a complete power module. At nominal power level, ZCP shifting and late turn-off issue are not severe. However, in light-load (500 W) testing waveforms, ZCP shifting is obvious, as shown in Fig. 14. Consequently, circulating energy depicted by blue diagonal stripe area is large. To solve the late turn-off issue, the tuning method proposed in the previous section is applied. Each primary-side device has a 120-pF ceramic capacitor added to the drain-source. In addition, primary-side dead-time is extended from 375 ns to 505 ns for the sake of ZVS. The light-load testing waveforms after tuning is shown in

Fig. 15. I_{ini} drops from 2.1 A to 1.1 A and the circulating energy is greatly reduced, which concurs with the conclusion from the time-domain analysis.




Fig. 13. Steady-state experimental waveforms of LLC converter at nominal power level.




Fig. 14. Light-load steady-state waveforms before tuning.




Fig. 15. Light-load steady-state waveforms after tuning.

Fig. 16 shows the power stage efficiency comparison. Without the tuning, light-load efficiency drops to 94%, which is almost 3% below the origin. With the tuning method, the SR improves the efficiency throughout the entire load range. At heavy-load condition, the entire power module reaches 98.5% peak efficiency, which is 0.3% higher than the version using original silicon diode rectifier. The power losses in gate driver and auxiliary circuits are not included in Fig. 16, but these losses together are no more than 1 W.

Finally, Fig. 17 shows the thermal image of the secondary-side circuit with SR in a 4-kW testing. Each SR has only a discrete TO-247 heatsink yet the temperature stays below 40°C. On the contrary, when the original silicon diode rectifier utilizes only discrete TO-247 heatsink, the temperature rises to above 80°C under the identical testing condition. Therefore, during the efficiency testing in Fig. 16, the secondary-side circuit without SR has a metallic plate as large heatsink. Although the temperature after thermal balance is not

measured in behalf of protecting the diodes, the difference is clear. Despite the need of extra driving circuit, SR technique has potential to reduce the cost and weight of the heatsink in a SST.




Fig. 16. Power stage efficiency comparison.




Fig. 17. Thermal image of the secondary-side circuit with SR under 4-kW testing.

V. CONCLUSION

Open-loop controlled scheme for synchronous rectification is advantageous in SST application due to its reliability. However, it has late turn-off issue caused by ZCP shifting. The mechanism of the problem is analyzed in this paper and a tuning method is proposed. Adding external capacitor on top of primary-side device C_{oss} helps alleviate late turn-off issue so the light-load efficiency is improved. However, the primary-side dead-time has to be prolonged as well. If the dead-time is over-extended, then the tuning method would backfire and hurts the efficiency at heavy load. Therefore, the external capacitor has to be carefully designed. A rule of thumb is to start the tuning from a value approximated to the device C_{oss} .

Typically, SR technique is used in the LLC converter for low- V_o and high- I_o applications, for example, a 380 V-12 V dc-dc converter in data center power architecture [20]. On the contrary, the synchronous rectification at higher- V_o condition is seldom mentioned. This paper provides experimental results of a 4-kW power module with V_o of 400 V and shows that SR improves the peak efficiency from 98.2% to 98.5%. In addition to energy-saving, the thermal image also implies the capability of SR technique to reduce the cost and weight of the heatsink in a SST.

REFERENCES

- [1] J. Brooks, "Solid State Transformer Concept Development," Naval Construction Battalion Center, Port Hueneme, CA1980
- [2] J. S. Lai, A. Hefner, A. Maitra, and F. Goodman, "Characterization of a Multilevel HV-IGBT Module for Utility Distribution Applications," in *Conf. Rec. of IEEE IAS Annual Meeting*, Tampa, FL, Oct. 2006, pp. 743 – 753.
- [3] D. N. Dalal *et al.*, "Gate driver with high common mode rejection and self turn-on mitigation for a 10 kV SiC MOSFET enabled MV converter," *2017 19th European Conference on Power Electronics and Applications (EPE'17 ECCE Europe)*, Warsaw, Poland, 2017, pp. P.1-P.10.
- [4] D. Rothmund, G. Ortiz, Th. Guillod, and J. W. Kolar, "10kV SiC Based Isolated DC-DC Converter for Medium Voltage-Connected Solid-State Transformers," in *Proc. of IEEE Applied Power Electronics Conf. and Exposition*, Charlotte, NC, March 2015, pp. 1096 – 1103.
- [5] X. She, X. Yu, F. Wang and A. Q. Huang, "Design and Demonstration of a 3.6-kV–120-V/10-kVA Solid-State Transformer for Smart Grid Application," in *IEEE Transactions on Power Electronics*, vol. 29, no. 8, pp. 3982-3996, Aug. 2014.
- [6] X. She, A.Q. Huang, R. Burgos, "Review of solid-state transformer technologies and their application in power distribution systems," *IEEE Journal of Emerging and Selected Topics in Power Electronics*, vol. 1, no. 3, pp. 186–198, September, 2013.
- [7] T. Zhao, G. Wang, S. Bhattacharya and A. Q. Huang, "Voltage and Power Balance Control for a Cascaded H-Bridge Converter-Based Solid-State Transformer," in *IEEE Transactions on Power Electronics*, vol. 28, no. 4, pp. 1523-1532, April 2013.
- [8] J. S. Lai, W. H. Lai, S. R. Moon, L. Zhang and A. Maitra, "A 15-kV class intelligent universal transformer for utility applications," *2016 IEEE Applied Power Electronics Conference and Exposition (APEC)*, Long Beach, CA, 2016, pp. 1974-1981.
- [9] K. Tan, R. Yu, S. Guo and A. Q. Huang, "Optimal design methodology of bidirectional LLC resonant DC/DC converter for solid state transformer application," *IECON 2014 - 40th Annual Conference of the IEEE Industrial Electronics Society*, Dallas, TX, 2014, pp. 1657-1664.
- [10] D. Fu, Y. Liu, F. C. Lee and M. Xu, "A Novel Driving Scheme for Synchronous Rectifiers in LLC Resonant Converters," in *IEEE Transactions on Power Electronics*, vol. 24, no. 5, pp. 1321-1329, May 2009.
- [11] J. Zhang, J. Wang, G. Zhang and Z. Qian, "A Hybrid Driving Scheme for Full-Bridge Synchronous Rectifier in LLC Resonant Converter," in *IEEE Transactions on Power Electronics*, vol. 27, no. 11, pp. 4549-4561, Nov. 2012.
- [12] C. Duan, H. Bai, W. Guo and Z. Nie, "Design of a 2.5-kW 400/12-V High-Efficiency DC/DC Converter Using a Novel Synchronous Rectification Control for Electric Vehicles," in *IEEE Transactions on Transportation Electrification*, vol. 1, no. 1, pp. 106-114, June 2015.
- [13] J. Zhang, J. Liao, J. Wang and Z. Qian, "A Current-Driving Synchronous Rectifier for an LLC Resonant Converter With Voltage-Doubler Rectifier Structure," in *IEEE Transactions on Power Electronics*, vol. 27, no. 4, pp. 1894-1904, April 2012.
- [14] B. Yang, "Topology Investigation of Front End DC/DC Converter for Distributed Power System," Ph.D. thesis, Dept. Elect. Eng., Virginia Tech, Blacksburg, VA, 2003.
- [15] S. Abdel-Rahman, "Resonant LLC Converter: Application and Design," Infineon application note, Sep. 2012, available online: www.infineon.com.
- [16] X. Zhao, L. Zhang, R. Born and J. S. Lai, "Output capacitance effect on the voltage gain in the high step-up series resonant converter," *2015 IEEE 2nd International Future Energy Electronics Conference (IFEEEC)*, Taipei, 2015, pp. 1-5.
- [17] X. Zhao, L. Zhang, R. Born and J. S. Lai, "A High-Efficiency Hybrid Resonant Converter With Wide-Input Regulation for Photovoltaic Applications," in *IEEE Transactions on Industrial Electronics*, vol. 64, no. 5, pp. 3684-3695, May 2017.

- [18] H. Chen and X. Wu, "Analysis on the influence of the secondary parasitic capacitance to ZVS transient in LLC resonant converter," *2014 IEEE Energy Conversion Congress and Exposition (ECCE)*, Pittsburgh, PA, 2014, pp. 4755-4760.
- [19] J. H. Kim, C. E. Kim, J. K. Kim and G. W. Moon, "Analysis for LLC resonant converter considering parasitic components at very light load condition," *8th International Conference on Power Electronics - ECCE Asia*, Jeju, 2011, pp. 1863-1868.
- [20] C. Fei, F. C. Lee and Q. Li, "High-efficiency high-power-density 380V/12V DC/DC converter with a novel matrix transformer," *2017 IEEE Applied Power Electronics Conference and Exposition (APEC)*, Tampa, FL, 2017, pp. 2428-2435.