

Concurrent Charge Distribution and Time-Optimal Control for Unordered Single-Inductor Dual-Output Converter

Xuliang Wang¹, Haoyu Wang¹, Yang Liu², Yunxin Wang¹, Boran Zhang¹, Hongru Liu¹, Yan Wang¹, Xiaosen Liu¹
¹Tsinghua University, Beijing, China
²Hong Kong University of Science and Technology, Hong Kong
xwangef@tsinghua.edu.cn

Abstract—Single-inductor-multiple-output (SIMO) converters are pivotal for providing versatile V-F domains and fine-grained DVFS for many-core XPU under stringent cost and size constraints. However, acceptable cross-regulation (CR) can only be promised in scenarios with less than 50% current discrepancies between output channels, making previous work unfeasible for frequent sleep/wake-up demands. Charging sequence reordering has emerged as a promising technique for mitigating last-channel CR in SIMO converters. However, conventional unordered control techniques introduce unwanted preceding-channel cross-regulation issues. The root cause is the mismatch in the loop response between the peak current (PC) control loop for the half-bridge and the channel-wise charge-driven loop. Although response mismatches can be alleviated through real-time calibration, significant CRs still occur during load transients with extreme channel discrepancies and hinder practical applications. To address these limitations, we introduce a calibration-free concurrent charge distribution and time-optimal control (CCD-TOC) technique. Moreover, a comparative study has explored the stability boundary and the benefits of an unfixed charging sequence. The experimental results of the single-inductor dual-output (SIDO) prototype demonstrate a transient CR of 0.176 mV/mA and a 92-mV (3.1%) undershoot against a 500-mA load step and a 400-mA (66.7%) channel discrepancy.

Index Terms—SIMO Buck converters, cross-regulation, sequence re-ordering, charge expectation, digital control, time-optimal control

I. INTRODUCTION

In typical many-core XPU designs, fine-grained DVFS and sleep/wake-up are enabled using per-core fully integrated VRs (FIVRs) or linear VRs and PLLs, thus posing major challenges to integrating many high-Q inductors within the thin package or degraded efficiency in high dropout channels. Single-inductor-multiple-output (SIMO) converters are naturally favorable for providing versatile V-F domains under stringent cost and size constraints. However, acceptable cross-regulation can only be promised in scenarios with less than 50% workload discrepancies among output channels, making prior work unfeasible for frequent sleep/wake-up demands. Fig. 2 illustrates the last-channel cross-regulation (CR) issue in ordered SIDO converters and the preceding-channel CR issue in unordered SIDO converters. In a conventional SIDO converter with a fixed charging sequence, the last channel may receive insufficient or surplus energy [1]. Therefore, the victim-last




Fig. 1. General diagram of ordered/unordered SIDO Converter.

control senses which channel has the transient load and then dispatches the victim to the last place in the charging sequence [2]. Although the victim-last control addresses the last-channel CR, it introduces CR to the preceding channel, caused by the mismatch between the PC control loop and the channel-wise charge-driven loop. The duty stretching/shrinking strength of the half-bridge is intentionally bounded in time-multiplexing SIMO converters to prevent conflicts with the charged-based domain duty calculation. This conflict limits the cycle time for load transient recovery, especially when a large channel discrepancy exists. In this paper, we present an all-digital solution to supply independent V-F domains with reduced cross-regulation issues, even with a 400-mA (66.7%) channel discrepancy, via a SIMO Buck converter.

The rest of this article is organized as follows. The operation principle of the proposed concurrent charge distribution and time-optimal control is presented in Section II. The instability phenomena of ordered SIDO Buck converters are revealed by bifurcation analysis, including the effect of load parameters on stability boundaries. In Section IV, the working principle of the inductor current estimator is discussed, and the parameters are investigated for calibration. Section V gives the experimental results of the studied converter to verify the theoretical anal-




Fig. 2. Cross-regulation issues of (a) ordered and (b) unordered SIDO converters.

ysis, followed by the conclusion in Section VI.

II. PROPOSED CONCURRENT CHARGE DISTRIBUTION AND TIME-OPTIMAL CONTROL

To address the above problems and unleash the full benefits of an unfixed charging sequence, we propose a concurrent charge distribution and time-optimal control (CCD-TOC) strategy with all-digital implementation. Independent control loops are assigned to the half-bridge and load switch in each channel [5]. For the half-bridge, a peak current control loop compares the estimated instantaneous inductor current and the PID-regulated reference code $I_{L,REF}$ to update the duty ratio.

$$\begin{cases} I_{L,REF}[z] = K_P \sum_{i=1}^2 V_{err,i}[z] + \frac{K_I \sum_{i=1}^2 V_{err,i}[z]}{z-1} \\ V_{err,i}[z] = K_q (V_{REF,i} - v_{OUT,i}[z]) \\ K_q = \frac{1}{V_{res}} \end{cases} \quad (1)$$

where V_{res} is the resolution of the ADC.

The design and calibration of the digital inductor current estimator follow [6]-[9] and will be discussed in Section IV. At each load point, a digital integrator records the charge received from the given channel in each period, which is used for




Fig. 3. Diagram of proposed SIDO architecture.

calculating the charge expectation [10][11]. Unlike the victim-last control strategy [1][2], the charge expectations (Eq. 1) are resequenced at the beginning of the new period to determine the charging sequence.

$$Q_{exp}[n] = Q_{act}[n-1] + 2C_L V_{err}[n] - C_L V_{err}[n-1] \quad (2)$$

where Q_{act} and Q_{exp} are the per-channel received charge and charge expectation, respectively. For the preceding channel under charge iteration, Q_{act} is the same as Q_{exp} . When load transients between low load and rated load cause voltage undershoots/overshoots at any channel, the time-optimal control (TOC) loop takes over the regulation. During the TOC phase, the inductor current is directed to the unloaded channel at the beginning of the inductor charging/discharging sub-phases. The transient channel is always placed in the last order of voltage regulation to minimize CR in light-load channels. The charge iteration equation of the new preceding channel is derived from Eq. 1 and rewritten as shown in Eq. 2.

$$Q_{exp} = \frac{T_2}{T_1} Q_{act} + (1 + \frac{T_2}{T_1}) C_L V_{err}[n] - \frac{T_2}{T_1} C_L V_{err}[n-1] \quad (3)$$

For a large load step, the proposed TOC response involves (1) maximally slewing I_L beyond I_{load} to stop and reverse the voltage droop until T_1 ; (2) slewing I_L back toward I_{load}




Fig. 4. Proposed CCD-TOC technique.

until T_2 ; (3) I_L tracks I_{load} after T_2 , and the linear controller regains the overall regulation with a preset duty constant for smooth transition between the transient state and the steady state. The time intervals (denoted as T_1 and T_2 in Fig. 4) of the inductor charging/discharging subphases are recorded starting from the current crossing point where the voltage recovery begins [12][13]. Timing T_1 and T_2 precisely is pivotal for optimal response and is achieved by tracking the surplus charge $Q_{surplus}$:

$$Q_{surplus} = 1/2(k_{UP}T_1)^2/k_{DN} \quad (4)$$

where k_{UP} and k_{DN} are the slew rate of the inductor charging/discharging subphases. An optimal response is achieved when $Q_{surplus}$ provides just the right quantity of charge to restore V_{OUT} without overshooting, and it is guaranteed by continuous evaluation of the stability constraint:

$$Q_{surplus} \leq C_L V_{err} \quad (5)$$

Our proposed CCD-TOC technique relaxes the matching requirement between the PC control and the channel-wise charge control, allowing the former to operate at a moderate bandwidth and achieve a wider load range without stability issues. Despite the vast adoption of time-optimal control (TOC) in single-channel digital Buck or LDO converters, this is the first work to use TOC for a SIMO converter. The details of the stability analysis will be discussed in the following section.

III. DISCRETE-TIME MAP MODEL AND STABILITY BOUNDARIES

In this section, bifurcation diagrams are utilized to explore the stability limits of conventional ordered SIDO converters. The derivation of the discrete-time map model follows [14][15]. An ordered SIDO converter with two output channels has four available switching states, which is defined by Eq. 6-9 and shown in Fig. 5.




Fig. 5. Switching states of ordered SIDO converter..




Fig. 6. Two switching state sequences.




Fig. 7. Bifurcation diagrams of ordered SIDO converter.

$$\begin{cases} \frac{di_L}{dt} = \frac{V_g}{L} - \frac{R_a r_{ca} i_L}{L(R_a + r_{ca})} - \frac{R_a v_{ca}}{L(R_a + r_{ca})} \\ \frac{dv_{ca}}{dt} = \frac{R_a i_L}{C_a(R_a + r_{ca})} - \frac{v_{ca}}{C_a(R_a + r_{ca})} \\ \frac{dv_{cb}}{dt} = -\frac{v_{cb}}{C_b(R_b + r_{cb})} \end{cases} \quad (6)$$

$$\begin{cases} \frac{di_L}{dt} = -\frac{R_a r_{ca} i_L}{L(R_a + r_{ca})} - \frac{R_a v_{ca}}{L(R_a + r_{ca})} \\ \frac{dv_{ca}}{dt} = \frac{R_a i_L}{C_a(R_a + r_{ca})} - \frac{v_{ca}}{C_a(R_a + r_{ca})} \\ \frac{dv_{cb}}{dt} = -\frac{v_{cb}}{C_b(R_b + r_{cb})} \end{cases} \quad (7)$$

$$\begin{cases} \frac{di_L}{dt} = \frac{V_g}{L} - \frac{R_b r_{cb} i_L}{L(R_b + r_{cb})} - \frac{R_b v_{cb}}{L(R_b + r_{cb})} \\ \frac{dv_{ca}}{dt} = -\frac{v_{ca}}{C_a(R_a + r_{ca})} \\ \frac{dv_{cb}}{dt} = \frac{R_b i_L}{C_b(R_b + r_{cb})} - \frac{v_{cb}}{C_b(R_b + r_{cb})}. \end{cases} \quad (8)$$

$$\begin{cases} \frac{di_L}{dt} = -\frac{R_b r_{cb} i_L}{L(R_b + r_{cb})} - \frac{R_b v_{cb}}{L(R_b + r_{cb})} \\ \frac{dv_{ca}}{dt} = -\frac{v_{ca}}{C_a(R_a + r_{ca})} \\ \frac{dv_{cb}}{dt} = \frac{R_b i_L}{C_b(R_b + r_{cb})} - \frac{v_{cb}}{C_b(R_b + r_{cb})}. \end{cases} \quad (9)$$

As shown in Fig. 6, the independent control of the half-bridge and channel-wise conduction time leads to two potential switching sequences. The transition between adjacent switching states occurs when meeting Eq. 10 or Eq. 11.

$$\begin{cases} S_{12}(i_L(t), t) = i_L(t) - i_{L,REF} = 0 \\ S_{24}(q_a(t), t) = q_a(t) - q_{a,REF} = 0. \end{cases} \quad (10)$$

$$\begin{cases} S_{13}(q_a(t), t) = q_a(t) - q_{a,REF} = 0 \\ S_{34}(i_L(t), t) = i_L(t) - i_{L,REF} = 0. \end{cases} \quad (11)$$

TABLE I
RATED CIRCUIT PARAMETERS OF SIDO BUCK CONVERTER

Variable	Definition	Value
V_g	Input Voltage	8 V
R_a, R_b	Load resistors of channel a and channel b	30 Ω , 15 Ω
V_{ca}, V_{cb}	Output voltages of channel a and channel b	3.3 V, 5 V
L	Inductor	3.9 μ H
C_a, C_b	Capacitors of channel a and channel b	20 μ F
r_{ca}, r_{cb}	ESR resistors	2.5 m Ω
K_p, K_i	Proportional and integral parameters	0.01, 0.001
K_q	Quantization gain	1

Bifurcation diagrams with the variation of load parameters are presented based on the established discrete iterative map model. The rated parameters are listed in Table. I, extracted from the prototype in Section IV. The iterative calculation begins from $x_1 = 0$ and stops at the 5000th period with a 2-ns step. Finally, the last 50 points at the end of the simulation are used to draw the bifurcation diagram. As shown in Fig. 7, the motion orbit mutates from stable period-1 (SP) to chaos (CH) via border-collision bifurcation as the leading channel enters heavy-load conditions. When the trailing channel has a 15- Ω resistive load (333 mA), the collision point is around 300 mA. When the trailing channel has a 7.5- Ω resistive load (666 mA), the collision point is around 1.2 A. In conclusion, the border collision occurs as the channel discrepancy increases. This transition hinders the dynamic range of ordered SIDO converters and highlights the superiority of the proposed charge-expectation-driven reordering technique.

IV. DIGITAL INDUCTOR CURRENT ESTIMATION

DCR current sensing is one of the main methods of analog current sensing, and the working principle expression is shown as Eq. 12:




Fig. 8. Experimental setup.




Fig. 9. Tested Prototype.

$$I_{sense} = \frac{V_L(s)}{sL_e + R_{Le}} \frac{I_L(s)R_L}{R_{Le}} \frac{1 + s\frac{L}{R_L}}{1 + s\frac{L_e}{R_{Le}}} \quad (12)$$

where L_e and R_{Le} are the estimated inductance and DCR value set in the filter, respectively. By manipulating and applying the bilinear transformation, the digital equivalence of Eq. 12 can be obtained as given in [8]. The calibration procedure of the parameters (L_e and R_{Le}) consists of two steps: (1) gain calibration and (2) time constant calibration. Similar to [7], a 50-MHz sampling clock (100 times the switching frequency) with low-pass filtering is used to eliminate the estimation error of the averaged duty cycle D for accurate calculation of V_L :

$$V_L[n] = D \times V_g[n] - V_o[n] \quad (13)$$

To track the channel-wise R_{ds} of the power switches, while a test current sink circuit with known load change ΔI_{test} is applied in one channel, the other channel will be disabled and disconnected from the half-bridge. The online calibration procedure will be repeated twice and the estimated equivalent resistance R_{eq} of the entire converter becomes:

$$R_{eq} = R_L + D_{CH1}[n]R_{ds,1} + D_{CH2}[n]R_{ds,2} \quad (14)$$




Fig. 10. Waveforms of load transient responses (a) without sequence re-ordering or time-optimal control (TOC); (b) with sequence reordering and well-tuned PID control; (c) with sequence reordering and TOC and (d) its detailed gate driving signals (right).

where D_{CH1} and D_{CH2} are the average conduction time of each channel within a switching period. Eq. 14 is used to replace R_L in Eq. 12 and regard R_{ds} of the power switch as a part of the DCR resistance.

V. EXPERIMENT VERIFICATION

An experimental prototype of a SIDO CCM buck converter is implemented with IRF7403 MOSFET as power switches, TPS28225 and UCC27517 as gate drivers. The 500-kHz gate driving signals are generated by FPGA with a 6.25-MHz ADC sampling frequency. Figs. 10 (a)-(d) present the experimental waveforms of output voltages, current loads, and gate driving signals of the tested prototype. The resistive loads of each channel are 30Ω and 15Ω , respectively. Compared Fig. 3(b) with the baseline in Fig. 3(a), channel sequence reordering prevents the response mismatches between the peak-current control loop and channel-wise charge iteration loops. When applying a 500-mA load step to the original preceding channel A, the voltage undershoot (V_{US}), the cross-regulation (CR), and the settling time (T_{SETTLE}) are reduced to 126 mV, 91 mV, and $400 \mu s$ by dispatching the unloaded channel B as the new leading channel. As shown in Fig. 3(c)-(d), concurrent sequence reordering and time-optimal control further reduce V_{US} and T_{SETTLE} to 92 mV and $40 \mu s$ without deterioration in CR. Table II lists the parameters of previous works with the standalone charge control, the standalone unordered control, and the standalone time-optimal control. Owing to the concurrent utilization of unordered charge control and time-optimal control, this work achieved one of the best undershoots and CR against one of the largest load steps and channel discrepancies.

VI. CONCLUSION AND FUTURE WORK

The major contributions of our work are concluded here:

- We proposed a calibration-free concurrent charge distribution and time-optimal control (CCD-TOC) technique to address both the last-channel CR issue of ordered SIDO converters and the preceding-channel CR problem introduced by conventional reordering techniques.
- We rendered a charge-expectation-driven reordering technique and conducted analytical models to explore the stability boundaries.
- We introduced channel discrepancy as a supplement to cross-regulation to give a comprehensive performance evaluation of SIDO converters for real-world applications.

Although the proposed CCD-TOC technique was verified by a simple Buck prototype with only two output channels, neither the converter topology nor the number of output channels is a fundamental constraint. The following methodologies are proposed for future investigation to exploit the positive impact of out-of-order control on performance and power efficiency in practical applications.

- To support concurrent load changes in more than one channel, the victim channels should be bundled during the time-optimal control phase. The reordering within the bundle will be executed at a higher frequency to guarantee the channel-wise crossing points are close to each other for precise timing of T_1 and T_2 .
- With a proper decomposition of the I_L estimation error [6], iterative correction of the current estimator can be achieved without interrupting the converter operation.

TABLE II
COMPARISON TABLE WITH PRIOR WORKS

Parameter	TPE'12 [6]	ISSCC'21 [10]	TIE'21 [1]	APEC'24 ^① [16]	TCAS-I'24 [2]	This work
No. of channels	2 Boost	4 Buck	2 Buck	2 Boost	4 Buck	2 Buck
Control Scheme	Ordered Charge	Ordered Charge	Unordered TOC	Ordered Charge	Unordered	Unordered
	Control (Digital)	Control (Digital)	Control (Digital)	Control (Analog)	Charge Control (Analog)	Charge & TOC Control (Digital)
Supply Voltage	2.5 V	1.8 V	3.3 V	2.7 V – 4.5 V	5 V	5 V – 12 V
C_{OUT} / L_{IND}	10 μ F / 4.7 μ H	1 μ F / 10 μ H	10 μ F / 4.7 μ H	22 μ F / 1 μ H	22 μ F / 1 μ H	20 μF / 3.9 μH
F_{SW}	390 kHz	2.5 MHz	1 MHz	2 MHz	1.5 MHz	500 kHz
Load Step /	350 mA / 500	78 mA / 33 mV	190 mA / 95 mV	600 mA / 69 mV	225 mA / 145	500 mA / 92 mV
Undershoot	mV (12.5 %)	(3.3 %)	(5.3 %)	(1.1 %)	mV (9.7 %)	(3.1 %)
Channel	200 mA / 430	106 mA / 101	N/A	350 mA / 600	380 mA / 375	200 mA / 600
Discrepancy ^②	mA (46.5 %)	mA (105 %)		mA (58.3 %)	mA (101.3 %)	mA (33.3 %)
Cross Regulation	0.429 mV/mA	0.359 mV/mA	0.05 mV/mA	0.060 mV/mA	0.057 mV/mA	0.176 mV/mA
FoM ^③	0.199 mV/mA	0.377 mV/mA	N/A	0.035 mV/mA	0.058 mV/mA	0.058 mV/mA

¹SIMPLIS simulation results; ²Channel Discrepancy = The current sum of unloaded channels / The maximum load of the victim channel; ³FoM = Cross Regulation \times Channel Discrepancy.

ACKNOWLEDGMENT

This work was supported by a grant from the National Key RD Program of China (Project No. 2022YFB4401100) and the National Natural Science Foundation of China (Grant No. 62374100).

REFERENCES

- [1] C.-W. Liu, L.-R. Chang-Chien, "Area efficient high-performance digitally controlled power management unit," *IEEE Trans. Ind. Electron.*, vol. 68, no. 3, pp. 2437-2446, Mar. 2021.
- [2] Y. Li, M. Huang, R. P. Martins, and Y. Lu, "A single-inductor multiple-output DC-DC converter with fixed-frequency victim-last charge control for reduced Cross Regulation," *IEEE Trans. Circuits and Syst. I*, vol. 71, no. 8, pp. 3904-3914, Aug. 2024.
- [3] J. Haj-Yahya et al., "FlexWatts: A power- and workload-aware hybrid power delivery network for energy-efficient microprocessors," in *IEEE/ACM International Symposium on Microarchitecture (MICRO)*, Oct. 2020, pp. 1051-1066.
- [4] S. C. Lee et al., "A hybrid converter with dual outputs for low cross regulation and improved current balance," *IEEE Trans. on Power Electron.*, vol. 39, no. 8, pp. 9591-9601, Aug. 2024.
- [5] Y. Jiang and A. Fayed, "A 1 A, dual-inductor 4-output Buck converter with 20 MHz/100 MHz dual-frequency switching and integrated output filters in 65 nm CMOS," *IEEE J. Solid-State Circuits*, vol. 51, no. 10, pp. 2485-2500, Oct. 2016.
- [6] Z. Shen, X. Chang, W. Wang, X. Tan, N. Yan, and H. Min, "Predictive digital current control of single-inductor multiple-output converters in CCM with low cross regulation," *IEEE Trans. Power Electron.*, vol. 27, no. 4, pp. 1917-1925, Apr. 2012.
- [7] L. Yu, S. Xu, C. Yang, Y. Wu, L. Shi, and W. Sun, "A high-bandwidth current estimator with self tuning for digital Buck controller," *IEEE Trans. Ind. Electron.*, vol. 70, no. 11, pp. 11598-11607, Nov. 2023.
- [8] Z. Lukic, S. M. Ahsanuzzaman, Z. Zhao, and A. Prodic, "Sensorless self-tuning digital CPM controller with multiple parameter estimation and thermal stress equalization," *IEEE Trans. Power Electron.*, vol. 26, no. 12, pp. 3948-3963, Dec. 2011.
- [9] M. P. Chan and P. K. T. Mok, "A monolithic digital ripple-based adaptive-off-time DC-DC converter with a digital inductor current sensor," *IEEE J. Solid-State Circuits*, vol. 49, no. 8, pp. 1837-1847, Aug. 2014.
- [10] C.-H. Huang et al., "A single-inductor 4-output SoC with dynamic droop allocation and adaptive clocking for enhanced performance and energy efficiency in 65nm CMOS," in *IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers (ISSCC)*, Feb. 2021, pp. 416-417.
- [11] B. Wang, X. Zhang, J. Ye and H. B. Gooi, "Deadbeat control for a single-inductor multiple-input multiple-output DC-DC converter," *IEEE Trans. Power Electron.*, vol. 34, no. 2, pp. 1914-1924, Feb. 2019.
- [12] S. Kim et al., "A 1.8W high-frequency SIMO converter featuring digital sensor-less computational zero-current operation and non-linear duty-boost," in *IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers (ISSCC)*, Feb. 2023, pp. 10-12.
- [13] X. Sun, A. Boora, R. Pamula, C. -H. Huang, D. Peña-Colaiocco and V. S. Sathe, "Model predictive control of an integrated buck converter for digital SoC domains in 65nm CMOS," in *IEEE Symp. VLSI Circuits*, Jun. 2020, pp. 1-2.
- [14] Y. Wang, J. Xu, F. Qin and D. Mou, "A capacitor current and capacitor voltage ripple controlled SIDO CCM buck converter with wide load range and reduced cross regulation," *IEEE Trans. Ind. Electron.*, vol. 69, no. 1, pp. 270-281, Jan. 2022.
- [15] Y. Wang, L. Xu, L. Chen and J. Zhou, "Discrete iterative map model-based stability analysis of capacitor current ripple-controlled SIDO CCM Buck converter," *IEEE J. Emerg. Sel. Top. Power Electron.*, vol. 8, no. 4, pp. 3272-3280, Dec. 2020.
- [16] H. A. V. Patra, M. Parmar and N. Chen, "Cumulative charge balanced single-inductor dual-output converter for improved transient and cross regulation," in *IEEE Applied Power Electron. Conf. and Exposition (APEC)*, Feb. 2024, pp. 712-718.