

Closed-Loop Design and Time-Optimal Control for a Series-Capacitor Buck Converter

Timur Vekslender, *Student Member, IEEE*, Ofer Ezra, *Student Member, IEEE*, Yevgeny Bezdenezhnykh, *Student Member, IEEE*, and Mor Mordechai Peretz, *Member, IEEE*

The Center for Power Electronics and Mixed-Signal IC, Department of Electrical and Computer Engineering
Ben-Gurion University of the Negev, P.O. Box 653, Beer-Sheva, 8410501 Israel
timurv@post.bgu.ac.il, oferez@post.bgu.ac.il, yevgenyb@post.bgu.ac.il, and morp@ee.bgu.ac.il
<http://www.ee.bgu.ac.il/~pemic>

Abstract— This paper explores the large-signal and small-signal dynamics of a series-capacitor (SC) buck-type converter and introduces an optimal closed-loop control scheme to accommodate both the steady-state and transient modes. As opposed to a conventional buck converter, where time-optimal control is realized by a single on-off cycle, in the SC-buck topology there is a need to distribute the switching phases to satisfy the charge-balance of the flying capacitor. The new control method hybrids a voltage-mode small-signal controller for steady-state operation and a non-linear, state-plane based transient-mode control scheme for load transients. A detailed principle of operation of the SC-buck converter is provided and explained through an average behavioral model and state-plane analysis. The operation of the controller is experimentally verified on a 12W 12V-to-1.5V converter, demonstrating voltage-mode control operation as well as time-optimal response for load transients.

Keywords— Time-optimal control, state-space control, dc-dc converters, voltage regulation

I. INTRODUCTION

In recent years, a significant effort is made to enhance the performance of voltage regulator modules (VRMs) for high-performance ICs that operates with low supply voltage and high current. Tighter voltage regulation, high efficiency, and accommodating load transient are key factors in the design of the switch-mode power supplies (SMPS), in particular for high step-down conversion ratio applications. Several converter topologies and circuit extensions have been discussed in the literature to minimize the size of passives and improve the dynamics of the VRM. One direction of VRM implementation is based on multi-phase interleaved converters, allowing high frequency operation and size reduction at the cost of complex control for current sharing [1]-[2]. Another approach is by multi-level converters where the lower component stress allow better sizing of the components and efficiency improvements [3].

The series capacitor (SC) buck converter, also known as a double step-down two-phase buck converter, originally presented in [4] and recently revised in [5]-[6], merges an interleaved buck converter with a switched-capacitor front-end and by doing so allows high-frequency operation in the MHz range and better system dynamics with reduced stress on the components. Additional attractive features of the SC-buck converter are natural current balancing between phases and effectively doubles the pulse width, which make it suitable for large conversion ratio applications.




Fig. 1. SC-buck converter and a hybrid controller

Recent studies have quantified the attributes of the SC-buck topology at high frequency [7] and demonstrated improved light load efficiency when operating in DCM [8]. Further extensions presented a two-phase, four-inductor, converter which emphasizes its current balancing feature when the power is distributed between multiple phases [9]. In spite of all the major benefits for this topology, neither closed-loop operation nor dynamic analysis for controller design have been investigated to-date. It would be further advantageous to examine the converter suitability for time-optimal controller assignment in order to be considered attractive for VRM applications.

The objective of this study is therefore to investigate the dynamic features of a SC-buck converter and to introduce an optimal closed-loop controller that hybrids a small-signal controller for steady-state operation and a time-optimal control scheme for load transient, as detailed in Fig. 1. In this study, two modeling approaches are presented, the first by an average-behavioral model to examine the control-to-output response and design a small-signal voltage-mode controller. The second technique is to obtain a state-space representation which will be the basis for the design of a non-linear time-optimal controller for loading transient. The latter is




Fig. 2. Typical waveforms of a SC-buck converter. Case study of 12V-1.5V.




Fig. 3. Average-behavioral model of the SC-buck converter

significantly more challenging in the context of the SC-buck converter since it involves combined operation of two pseudo-balanced converters.

The rest of the paper is organized as follows: Section II describes the steady-state operation of the converter, extracts an average-behavioral model representation, and provides a design procedure of a small-signal voltage-mode compensation scheme. Section III provides a state-space analysis and a time-optimal control of the SC-buck converter. Experimental validation is presented in Section IV. Section V concludes the paper.

II. STEADY-STATE OPERATION AND VOLTAGE-MODE CONTROLLER

The description of the SC-buck converter is assisted by topology and typical waveforms, as shown in Fig. 1 and 2, respectively. The steady-state operation is similar to that of an interleaved, two-phase buck converter with a slight difference that the back-end converter is fed by a flying capacitor C_t that is charged to approximately $V_{in}/2$. The duty ratio for both phases (a and b) is identical and each phase is time-interleaved with a 180-degree phase delay. As a result, four switching-

states are identified. State-1, Q_{1a} and Q_{2b} are on, resulting in V_{swa} equals $V_{in}/2$ and the inductor current I_{La} ramps up with a slope of $(V_{in}/2 - V_{Co})/L_a$ and I_{Lb} ramps down with a slope of $-V_{Co}/L_b$. In state-2, Q_{1a} is turned off, Q_{2a} , Q_{2b} are on, and the operation resembles a conventional buck converter in off state. In state-3 Q_{2a} and Q_{1b} are on, the flying capacitor C_t acts as the source, and the inductor current I_{Lb} ramps up with a slope of $(V_{in}/2 - V_{Co})/L_b$ while I_{La} ramps down with a slope of $-V_{Co}/L_a$. State-4 is identical to state-2. Charge balance of C_t is naturally maintained by this operation allowing both charge and discharge action per cycle [4], this naturally stabilizes V_{Ct} to half the input voltage.

Following the switching sequence and assuming CCM operation, the behavioral operation of the converter is obtained by averaging [10]-[11]. The average voltage across the inductors, $\langle v_{La} \rangle$, $\langle v_{Lb} \rangle$ and the average capacitor current $\langle i_c \rangle$ can be expressed as:

$$\langle i_c \rangle = D_1 i_{La} - D_2 i_{Lb}, \quad (1)$$

$$\langle v_{La} \rangle = D_1 (V_{in} - V_{Ct}) - V_{out}, \quad (2)$$

$$\langle v_{Lb} \rangle = D_2 V_{Ct} - V_{out}, \quad (3)$$

where $D_1 = T_1/T_s$ and $D_2 = T_2/T_s$ are the duty ratios related Q_{1a} and Q_{2a} conduction time, respectively. V_{out} is the output voltage.

Fig. 3 shows a graphical representation for an average-behavioral model as described by (1)-(3). Assuming that $D_1 = D_2$ and applying small-signal linearization, the full control-to-output dynamic expression can be obtained. To simplify the expressions, V_{Ct} is assumed constant by small-ripple approximation [12], resulting in a control-to-output expression of the form:

$$\frac{v_{out}}{d}(s) = \frac{\frac{V_{in}}{2}(sC_oR_c + 1)}{s^2 \frac{C_o(L_a \parallel L_b)}{R_L}(R_L + R_c) + s \left(C_oR_c + \frac{L_a \parallel L_b}{R_L} \right) + 1}. \quad (4)$$

As can be observed from (4), this expression is similar to the control-to-output response of a classical 2-phase buck converter. The frequency response of (4) is presented in Fig. 4 along with the required compensator that its design is detailed in the next sub-section.

Closed-Loop Discrete-Time Compensator Design

To satisfy the requirements for loop-gain stability and high bandwidth, the crossover frequency f_c of the closed-loop system is chosen to be greater than the double pole frequency by approximately 50% while the target phase margin is set above 45°. Based on the control-to-output behavior, the setting of the target parameters in this way guarantees suitability for PID compensation scheme [13]. The extraction of the PID coefficients (a,b,c) is based on the methodology that has been presented in [14] with minor adjustments to a frequency-domain design. The design procedure is as follows:

- 1) Specify the crossover frequency f_c and the phase margin of the desired closed-loop $A_{CL}(s)$ frequency response based on a knowledge of the control-to-output response $A(z)$.
- 2) Obtain the denominator of $A_{CL}(z)$ by a pole-zero matching s -to- z transformation.
- 3) Derive the numerator of $A_{CL}(z)$ such that the closed-loop response is of second order system [14].
- 4) Derive the transfer function of an ideal compensator $B_{ideal}(z)$ that yields the desired closed-loop response.
- 5) Obtain the response of a template PID compensator $B_{PID}(z)$ from the first three samples of the ideal compensator $B_{ideal}(z)$ by evaluation of difference equations.

The designed PID compensator has been validated through Matlab simulations as a full closed-loop system with a 12-to-1.5 V SC-buck converter, operating at 1.25 MHz ($L_a=L_b=0.6$ μ H; $C_f=10$ μ F; $C_o=50$ μ F). The target closed-loop parameters were crossover frequency of 60 KHz and phase margin of 45°. Fig. 4 shows the frequency response of the converter (blue), the $1/B$ of the PID compensator (red) and the loop-gain (green). It should be noted that higher bandwidth could be obtained by higher gain settings of the compensator or by different target specifications. However, since large transients are accommodated by an optimal controller, a conservative crossover frequency of 50% beyond the double pole location has been satisfactory for steady-state regulation.

III. STATE-SPACE REPRESENTATION AND TIME-OPTIMAL CONTROL

To enhance the load transient performance of the SC-buck converter, it is essential to obtain the information of the possible state-trajectories that are available for the converter to recover to the new steady-state operating point after a load transient. Since in this study, a small-signal compensator is assumed for steady-state operation, the objective of the transient controller is to minimize the recovery time of the converter and as a result minimizing the output voltage deviation, i.e. time-optimal control [15]-[18]. Unlike a conventional two-phase buck converter, in the SC-buck converter case, charge balance of the flying capacitor must be satisfied during the transient time to allow smooth transition back to the steady-state operation. This implies that the 'simple' on-off time-optimal cycle as carried out by many applications would not hold in this case and, as a matter of fact, would worsen the overall performance.

To realize the required switching sequence, the first task is to map the behavior of the state-variables with respect to the new loading conditions [19]-[20], then the required switching sequence can be derived from the possible trajectories of the state-variable. The state equations for state-1 can be expressed as:

$$\frac{dV_{C_o}}{dt} = \frac{1}{C_o} (I_{L_a} + I_{L_b} - \frac{V_{C_o}}{R_{out}}), \quad (5)$$




Fig. 4. Frequency responses of: control-to-output A , inverse compensator $1/B_{PID}$, and the Loop-Gain. Crossover frequency is marked f_c .

$$\frac{dI_{L_b}}{dt} = -\frac{V_{C_o}}{L_b}, \quad (6)$$

$$I_{L_a} = I_{L_b}(0) - \frac{L_a}{L_b} \frac{V_{in}/2 - V_{C_o}}{V_{C_o}} (I_{L_b} - I_{L_b}(0)), \quad (7)$$

where $I_{L_a}(0)$ and $I_{L_b}(0)$ are the inductors currents at the beginning of state-1. As can be seen in (7), the current difference of $I_{L_a} - I_{L_b}(0)$ depends on the current difference of $I_{L_b} - I_{L_b}(0)$. Substituting (7) and (6) into (5) yields:

$$\begin{aligned} & \frac{C_o}{3} V_{C_o}^3 - L_b \frac{I_{L_b}}{R_{out}} V_{C_o}^2 + (I_{L_b}^2 L_b + I_{L_a}(0) I_{L_b} L_b - I_{L_b}(0) I_{L_b} L_b) V_{C_o} + \\ & + C_{\text{constant}} + L_b V_{in} \left[\frac{I_{L_b}(0) I_{L_b}}{2} - \frac{I_{L_b}^2}{4} \right] = 0 \end{aligned} \quad (8)$$

where C_{constant} is defined by the initial values of I_{L_b} and V_{C_o} . $I_{L_a}(0)$ and $I_{L_b}(0)$ are the inductors currents at the beginning of state-1. The first solution of this function yields the state-1 trajectories of the converter in the form of $V_{C_o} = f(I_{L_b})$ with three initial conditions: $I_{L_a}(0)$, $I_{L_b}(0)$ and $V_{C_o}(0)$.

By symmetry in the operation of state-3 to state-1 and proper variable assignment, the state-trajectories are derived from (8). The variables are assigned as: $V_{C_f} = V_{in}/2$, I_{L_a} swaps with I_{L_b} , and L_a swaps with L_b . States 2 and 4 are the off states and identical. The states' equations can be expressed as:

$$\frac{dV_{C_o}}{dt} = \frac{1}{C_o} \left(I_{L_a} + I_{L_b} - \frac{V_{C_o}}{R_{out}} \right), \quad (9)$$

$$\frac{dI_{L_a}}{dt} = -\frac{V_{C_o}}{L_a}, \quad \frac{dI_{L_b}}{dt} = -\frac{V_{C_o}}{L_b}, \quad (10)$$

$$I_{L_a} = I_{L_a}(0) + \frac{L_a}{L_b} (I_{L_b} - I_{L_b}(0)), \quad (11)$$

and the state trajectories for each state are obtained by the variable assignment as described earlier.

For example I_{La} can be expressed as:

$$V_c^2 \frac{C_o}{2} - V_c \frac{L_a}{R_{out}} + C_{\text{constant}} + L_a (I_{La}^2 + (I_{Lb}(0) - I_{La}(0)) I_{La}) = 0 \quad (12)$$

Solving (12) yields the trajectories of the converter $V_{Co} = f(I_{La})$ for states 2 and 4.

To summarize, following the above derivations, the state trajectories for the SC-buck converter are defined as a conventional buck converter with two expansions. First, the converter includes two on-states 1 and 3 and two off states 2 and 4. The second expansion is that there are three initials conditions instead of two. As a result, the procedure to obtain the graphical state-space map as presented in Fig. 5 is as follows:

- Horizontal axis variable for all states is the output capacitor voltage V_{Co} .
- For states 1 and 2, the state vertical axis variable is I_{Lb} ; for states 3 and 4 use I_{La} . i.e., the state variable is an inductor current in the off state and the progress direction of all the trajectories is down toward the vertical axis.
- Transition on the map between states 1 to 3 is not continuous, but depends on the actual value of the inductors current. As a result of this so-called singularity, it is possible to view the climb-up of the inductor current from a lower point to a higher one.

The above procedure enables to draw a state-space map with two trajectories instead of four, when states 1 and 3 share one trajectory (on) and states 2 and 4 share the other (off). This is facilitated by duplication of the vertical axis such that it represents both I_{La} and I_{Lb} as shown in Fig. 5. The blue trajectories represent an on state; state-1 is monitored by I_{Lb} and state-3 by I_{La} . The red trajectories represent an off state; state-2 monitored by I_{Lb} and state-4 by I_{La} . For an easier view, a single trajectory is depicted in Fig. 6 for a case of loading transient. (full movement along the trajectory is detailed in the next sub-section).

Transient Controller

Observation of the resulting state-space map for the SC-buck converter reveals one of the main differences of this converter topology with respect to a multi-phase buck. As exemplified by Fig. 7 (a), during on state, while one current ramps up, and may satisfy the required charge balance to the output, the other phase's current ramps down and may result in unstable convergence around the new steady-state point. In addition, since only one phase carries the load, the minimum possible deviation is not obtained. It should be noted that for demonstration purposes, the load transient convergence in Fig. 7(a) has been obtained using an extremely overly-sized flying capacitor (1 mF) to hold the charge during the exceeding long on time. The situation worsens when C_f is sized to the steady-state requirements (50 μ F) as depicted in Fig. 7(b).

Based on the behavior of the converter and by observing the trajectories map, better results are obtained by distribution of the on periods between the phases. As presented in Fig. 6,




Fig. 5. State-space map for the SC-buck converter. On (states (a) and (c)-solid-blue) and off (states (b) and (d)-dotted-red) trajectories.




Fig. 6. Optimal trajectories for loading transient: I. First on period of phase a (state-1). II. Second on period of the alternating phase (state-3). III. Off period state-2 or 4. Note the singular transitioning point – monitoring different currents using the same plot.

switching between one on sequence to another, and then applying the off phase, results in a smaller voltage drop down to the minimum deviation of V_{Co} and a time-optimal-like behavior.

A time-optimal switching sequence for the SC-buck converter is as follows (described for loading transient):

- At the detection of a load change, the controller switches to one of the on phases (1 or 3).
- A second on period of the alternating phase is initiated when sum of the currents equals to the new load current. This point is detected by the output voltage minimum [21].
- Third, off state (state-4 or 2) can be initiated based on the charge balance of the output capacitor, which can be achieved by transient time calculation. Q_{charge} and $Q_{\text{discharge}}$, which represents the value of the capacitor charge and discharge, must be equal, as shown in Fig. 9. By assuming that the sum of the inductors current $I_{La} + I_{Lb}$ ramps up with constant slope, $V_{in}/2 - 2V_{Co}/L$, and ramps down with a slope of $-2V_{Co}/L_b$, the second state ends when $T_3 = T_1 D^{0.5}$ [16]. This assures the desired equilibrium, and can be implemented using counters.





Fig. 7. Attempts of time-optimal recovery from load transient with uneven distribution of the on phases: (a) large flying capacitor (1 mF) and (b) 50 μ F.




Fig. 8. Simulation results for load step heavy-to-light on the state domain: (a) the inductor currents and (b) for the sum of the inductor currents

To facilitate fast transient detection and end-of-transient phase, the first is assisted by two auxiliary comparators with two thresholds, well below the maximum allowed voltage deviation. This assists in the detection of both loading and unloading events.




Fig. 9. Time-optimal recovery sequence for loading transient.

Figs. 8 and 9 are used to demonstrate the full sequence procedure for a loading transient, showing the individual inductor currents, sum of the currents and the output capacitor voltage for both in the time-domain and in the state-space. As can be seen, the resulting recovery trajectory of the sum of currents exactly matches a time-optimal behavior for a step load of single-phase buck converter.

To establish that time-optimal response is facilitated, the movement of the state-variables along the trajectories is examined, in the context of load transient, by observation of the output capacitor voltage and the sum of the inductors current, i.e. $I_{La} + I_{Lb}$. As a consequence, the resultant state-plane map (Fig. 8) resembles one of a conventional buck converter. As can be observed in Figs. 8 and 9, the trajectory is the one where the minimal output voltage deviation is obtained, i.e. time-optimal control [22].

IV. EXPERIMENTAL RESULTS

To validate the operation of the small-signal compensator and the time-optimal controller, two 12-to-1.5 V SC-buck converters prototype have been built and tested. One converter has been designed to operate at 200 kHz and the second converter at 1.25 MHz. The main components of both units are listed in Table I. The digital controller comprises the steady-state voltage-mode compensator and the transient mode controller as shown in Fig. 1. The controller has been realized

TABLE I. EXPERIMENTAL COMPONENT SYMBOLS AND VALUES

<i>Hardware components parameters</i>		
<i>Parameter</i>	<i>200 kHz</i>	<i>1.25 MHz</i>
Inductors (L_a, L_b)	5 μ H	0.6 μ H
Series capacitor (C_f)	20 μ F	10 μ F
Output capacitor (C_o)	100 μ F	50 μ F
Output capacitor resistance	10 m Ω	5 m Ω
Input capacitor (C_{in})	100 μ F	100 μ F






Fig. 10. 200 kHz experimental results for loading transient response from 3.5A to 7A by voltage-mode control (a) (500mV/div, 1A/div. Time scale is 50μs/div) and time-optimal control (b) (200mV/div, 1A/div for the sum of the currents and 2A/div for I_{La} and I_{Lb} . Time scale is 5μs/div), and (c) the state trajectories.

entirely on Altera Cyclone IV FPGA [23], including custom design of all related peripherals with an all-digital delay-line ADC and digital PWM as described in [24]-[25].

Fig. 10 shows the recovery of the 200kHz SC-buck converter from a loading transient of 50%, comparing the operation and performance of a small-signal voltage-mode compensation to time-optimal control scheme that has been developed. Also shown in Fig. 10 are the state-plane trajectories that are obtained using each control method, validating the theoretical analysis. Fig. 11 shows recovery results for the 1.25MHz prototype. A significant improvement





Fig. 11. 1.25 MHz experimental results for transient response from 3.5A to 7A by voltage-mode control (a) and time-optimal control (b). (50mV/div, 2A/div. Time scale is 5μs/div)

of the transient recovery using the time-optimal approach can be observed for both designs. Fig. 10 demonstrates output voltage undershoot of the TOC is 100 mV and settling time of 12 μs, compared to 400 mV and 50μs obtained by small-signal voltage-mode control. In Fig. 11 the undershoot has been trimmed from 140 to 30 mV while the settling time has been reduced from 12 μs to 2 μs.

V. CONCLUSIONS

In this study, an optimal closed-loop control scheme for a SC buck converters has been presented. The controller hybrids a voltage-mode small-signal compensator for steady-state operation and a transient-mode time-optimal controller for load transients. In the theoretical analysis, an average-behavioral model as well as state-space representation of the converter have been derived, then an optimal controller has been developed. The analysis revealed that a key factor for recovery of the converter from load transients is the capability of the controller to satisfy the charge-balance of the flying capacitor at all times (including during load transients). As a result, the time-optimal controller developed distributes the on-time period between the phases and by doing so, a smooth transient recovery is obtained. The experimental validation of the controller operations has been found to be in very good

agreement with the theoretical predictions. Also shown are the differences between small-signal voltage mode and time-optimal controls, demonstrating the superiority of the state-variable based approach.

REFERENCES

- [1] X. Zhou, X. Zhang, J. Liu, P. Wong, J. Chen, H. Wu, L. Amoroso, F. C. Lee, and D. Chen, "Investigation of candidate VRM topologies for future microprocessors," in *Proc. IEEE Applied Power Electronics Conf.*, pp. 145-150, Feb. 1998.
- [2] Y. Panov and M. Jovanović, "Design considerations for 12-V/1.5-V, 50-A voltage regulator modules," in *Proc. IEEE Applied Power Electronics Conf.*, pp. 39-46, Feb. 2000.
- [3] Y. Ren, M. Xu, K. Yao, Y. Meng, and F. C. Lee, "Two-stage approach for 12-V VR," *IEEE Trans. Power Electron.*, vol. 19, no. 6, pp. 1498–1506, Nov. 2004.
- [4] K. Nishijima, K. Harada, T. Nakano, T. Nabeshima, and T. Sato, "Analysis of double step-down two-phase buck converter for VRM," in *Proc. IEEE Telecommun. Energy Conf.*, pp. 497-502, Sept. 2005.
- [5] J. Yungtaek, M. M. Jovanovic, and Y. Panov, "Multiphase buck converters with extended duty cycle," in *Proc. IEEE Applied Power Electron. Conf.*, pp. 38-44, March. 2006.
- [6] B. Orav and R. Ayyanar, "Small signal modeling and control design for new extended duty ratio, interleaved multiphase synchronous buck converter," in *Proc. IEEE Telecommun. Energy Conf.*, Sept. 2006.
- [7] P.S. Shenoy, M. Amaro, D. Freeman, and J. Morroni, "Comparison of a 12V, 10A, 3MHz buck converter and a series capacitor buck converter," in *Proc. IEEE Applied Power Electron. Conf.*, March. 2015.
- [8] P.S. Shenoy and M. Amaro, "Improving light load efficiency in a series capacitor buck converter by uneven phase interleaving," in *Proc. IEEE Applied Power Electron. Conf.*, March. 2015.
- [9] K. Matsumoto, K. Nishijima, T. Sato, and T. Nabeshima, "A two-phase high step down coupled inductor converter for next generation low voltage CPU," in *Power Electronics and ECCE Asia (ICPE & ECCE), IEEE 8th International Conference on* pp. 2813-2818, May. 2011.
- [10] S. Ben-Yaakov, "Average simulation of PWM converters by direct implementation of behavioral relationships," *International journal of electronics*, vol. 77, no. 5, pp. 731-746, 1994.
- [11] J. Sun, D. M. Mitchell, M. F. Greuel, and R. M. Bass, "Averaged modeling of PWM converters in discontinuous conduction mode," *IEEE Trans. Power Electron.*, vol. 16, pp. 482–492, July 2001.
- [12] R. W. Erickson and D. Maksimović, *Fundamentals of Power Electronics*, 2nd ed. Boston, MA: Kluwer, 2000.
- [13] M. M. Peretz and S. Ben-Yaakov, "Revisiting the closed loop response of PWM converters controlled by voltage feedback," in *Proc. Applied Power Electron. Conf. and Expo.*, pp. 28-64, Feb. 2008.
- [14] M. M. Peretz and S. Ben-Yaakov, "Time-domain design of digital compensators for PWM DC-DC converters," *IEEE Trans. Power Electron.*, vol. 27, no. 1, pp. 284-293, Jan. 2012.
- [15] M. Ordenez, M. T. Iqbal, and J. E. Quaiocoe, "Selection of a curved switching surface for buck converters," *IEEE Trans. Power Electron.*, vol. 21, no. 4, pp. 1148–1153, Jul. 2006.
- [16] G. Feng, E. Meyer, and Y-F. Liu, "A new digital control algorithm to achieve optimal dynamic performance in DC-to-DC converters," *IEEE Trans. Power Electron.*, vol. 22, no. 4, pp. 1489–1498, 2007.
- [17] V. Yousefzadeh, A. Babazadeh, B. Ramachandran, E. Alarcon, L. Pao, and D. Maksimović, "Proximate time-optimal digital control for synchronous buck DC-DC converters," *IEEE Trans. Power Electron.*, vol. 23, no. 4, pp. 2018–2026, Jul. 2008.
- [18] A. Babazadeh and D. Maksimović, "Hybrid digital adaptive control for fast transient response in synchronous buck DC–DC converters," *IEEE Trans. Power Electron.*, vol. 24, no. 11, pp. 2625–2638, 2009.
- [19] W. W. Burns and T. G. Wilson, "State trajectories used to observe and control DC-to-DC converter," *IEEE Trans. Aerosp. Electron. Syst.*, vol. 12, no. 6, pp. 706–717, Nov. 1976.
- [20] W. W. Burns and T. G. Wilson, "Analytical derivation and evaluation of a state trajectory control law for DC-to-DC converters," in *Proc. Power Electron. Specialists Conf.*, pp. 70–85, Jun. 1977.
- [21] A. Radic, Z. Lukic, A. Prodić, and R. Nie, "Minimum deviation digital controller IC for single and two phase DC-DC switch-mode power supplies," *IEEE Applied Power Electronics Conference and Exposition (APEC)*, pp.1-6, Feb. 2010.
- [22] E. Meyer, Z. Zhang, and Y-F. Liu, "An optimal control method for buck converters using a practical capacitor charge balance technique," *IEEE Transactions on Power Electronics*, vol. 23, no. 4, pp. 1802-1812, Jul. 2008.
- [23] DE2 development and education board user manual, Altera Corporation, 2006.
- [24] Y. Halihal, Y. Bezdenezhnykh, I. Ozana, and M. M. Peretz, "Full FPGA-based design of a PWM/CPM controller with integrated high-resolution fast ADC and DPWM peripherals," *IEEE Workshop on Control and Modeling for Power Electronics (COMPEL)*, Jun. 2014.
- [25] Y. Bezdenezhnykh, T. Vekslender, E. Abramov, A. Cervera, and M. M. Peretz, "Design and IC implementation of a fully digital power management delay-line ADC," In *Electrical & Electronics Engineers in Israel (IEEEI)*, pp. 1-5, Dec. 2014.