

High-Efficiency Nonisolated Converter With Very High Step-Down Conversion Ratio

Or Kirshenboim, *Student Member, IEEE*, and Mor Mordechai Peretz, *Member, IEEE*

Abstract—This paper introduces a new nonisolated converter topology with very high step-down conversion ratio and high efficiency for high current low voltage point-of-load voltage regulator modules. Compared to a conventional two-phase buck converter, the new converter triples the effective duty-ratio and lowers the voltage stress of the transistors, significantly reducing the overall volume of the converter while maintaining high efficiency. The new converter is capable of delivering high current to the output by two interleaved phases and further features an inherent current sharing to balance the load between the phases. The use of lower voltage stress transistors allows operation at high switching frequencies that translates into fast dynamic response to load perturbations. The operation of the topology is verified on a 30 W, 48 V-to-1 V prototype, demonstrating peak efficiency of 91.5% and above 88% for most of the load range.

Index Terms—High conversion ratio, point-of-load converter, voltage regulator module.

I. INTRODUCTION

IN the recent years, with the proliferation of cloud computing, power consumption of datacenters has grown significantly [1]. Datacenters typically use a large number of CPUs, each requires a well-regulated dc voltage that is provided by a voltage regulator module (VRM) as the back-end converter. This is done to satisfy the power quality for the load and in particular to assure a tightly regulated supply under rapid and consecutive load transients. In the majority of applications, since the power source is an unregulated 48 V dc, the power processing chain in datacenters is constructed as a two-stage converter architecture. The first stage is a 48 V-to-12 V converter to provide the 12 V bus and the second is a 12 V-to-1.x V point-of-load (PoL) converter. The two-stage architecture has been widely used in the last 20 years, and due to the massive increase in power consumption of datacenters, improving the efficiency of the power delivery architectures has been assigned as a primary objective [2]–[4].

One of the popular solutions for a two-stage conversion from 48 V-to-1.x V is by cascading two converters [5]. Since each of the stages has different objectives, they are designed accordingly. To achieve fast dynamic response required by the CPU and to shrink to components size, the 12 V-to-1.x V PoL

buck converter operates at relatively high switching frequency, whereas the objective of the 48 V-to-12 V converter is mainly to maintain high efficiency. Typically, the 12 V-to-1.x V converter comprises multiphase interleaved buck converters, to be able to deliver the high current (few tens of amps) to the CPU and to reduce the output filter volume while maintaining good efficiency over wide load range [6], [7]. However, although each of the two-stages is over 90% efficient, the overall 48 V-to-1.x V conversion efficiency is less than 85% [5], [8]. Aside of the power losses in each of the converters, one of the contributors that lowers the efficiency is the 12 V power delivery bus that produces high conduction losses [8].

For some time now, due to both conservative reasons and implementation issues, a single-stage PoL solutions that apply direct 48 V-to-1.x V conversion have been avoided. However, with the advancement in semiconductor power devices and control algorithms, some solutions have the potential of being more efficient overall when compared to the two-stage architecture. The main reason for this is the conduction losses on the 48 V power bus are significantly lower (for the same power level), up to 16 times, than on a 12 V one. As a result, the direct 48 V-to-1.x V conversion has another advantage of further reducing the volume of the overall system by trimming down the conductors of the 12 V bus.

Very high conversion ratio converters have been investigated in previous years [9]–[30], where in most solutions transformers are used to handle the high voltage conversion ratio. To accommodate the size and cost, these solutions are typically rated for higher power and designed to supply few processors cores. In addition, they typically lack the ability of producing the fast dynamic response to load changes, making them less attractive for VRM applications as a single-stage. The nonisolated high conversion ratio solutions that have been reported in recent years can be divided into two groups. The first group is of enhanced performance buck converter that has been enabled by the advancement of semiconductor technology and the introduction of Gallium Nitride (GaN) power devices [31]. Therefore, the narrow on time that is required ($1/48 T_s$, neglecting losses) is achieved by fast switching transistors. However, the efficiency of the converter does not pass the mid-80%. Another problem is that an extremely high resolution duty-ratio generator is required to facilitate accurate regulation. The second group of the direct conversion solutions is topology extension of combined-merged converters that employ flying capacitors to lower the effective conversion ratio, enabling multilevel multiphase capabilities to the converter which translates to lower stresses, higher efficiency, and wider dynamic range. Among these topologies

Manuscript received May 22, 2016; accepted July 5, 2016. Date of publication July 18, 2016; date of current version February 2, 2017. This work was supported by Vishay Ltd. Recommended for publication by Associate Editor Francisco Javier Azcondo.

The authors are with the Center for Power Electronics and Mixed-Signal IC, Department of Electrical and Computer Engineering, Ben-Gurion University of the Negev, Beer-Sheva 8410501, Israel (e-mail: orkir@post.bgu.ac.il; morp@ee.bgu.ac.il).

Digital Object Identifier 10.1109/TPEL.2016.2589321




Fig. 3. Currents paths in the DSCBC topology. (a) State I: phase B is ON and phase A is OFF. (b) States II and IV: both phases A and B are OFF. (c) State III: phase B is OFF and phase A is ON.

charging C_{t2} . In parallel, the capacitor C_{t1} also connects to L_b and discharges. Since in this phase SW_a is at GND, the inductor L_a is connected between GND and the output capacitor C_o and delivers its stored energy to the output. In state II [see Fig. 3(b)], the transistors Q_{2a} and Q_{2b} are ON, resulting in both nodes SW_a and SW_b to connect with GND, and both phases A and B are OFF. Both inductors are connected between GND and C_o and the inductors currents ramp down. State III [phase A is ON and phase B is OFF, see Fig. 3(c)] start at half the switching period at $T_s/2$ and the transistors Q_{1a} and Q_{2b} are ON. L_a is sourced by a series connection of C_{t2} and C_{t1} , where C_{t2} is discharges while C_{t1} is charged by i_{La} . Since SW_b is at GND, the stored energy in the inductor L_b is delivered to the output. By connecting the two capacitors in series with opposite polarities the applied voltage on L_a during this state is lowered, resulting in a lower current ripple that, in turn allows the extension of the duty ratio. State IV is identical to state II, transistors Q_{2a} and Q_{2b} are ON and the two phases are OFF.

As can be observed in Fig. 2, by setting a symmetrical duty-ratio command on both phases, the operation of the DSCBC is similar to a two-phase interleaved buck converter with an input voltage one-third V_{in} for each phase which translates to extended duty-ratio operation with respect to the input voltage. In addition, the average current is distributed $I_o/3$ and $2I_o/3$ ratio which also implies on the power that is processed by each phase. As will be analyzed and further detailed in the next section, while the basic features (extended duty ratio, lower

voltage stress, and current balancing) are maintained, the duty-ratio settings of each phase translates into power processed by it, a feature that adds another degree of freedom in optimizing the design of the converter.

III. STEADY-STATE ANALYSIS

The steady-state analysis of the DSCBC topology presented in this section is assisted by a steady-state simulation of a 30 W 48 V-to-1 V converter, operating at 500 KHz switching frequency per-phase, and is depicted in Fig. 4. The simulation shows the key waveforms of the new topology: inductors currents, output voltage, switching nodes voltages, series capacitors voltages and currents, and voltage stress of all the transistors.

A. Average Analysis and Voltage Gain

A key factor in the operation of the DSCBC is the capacitors voltages, which lower the transistors voltage stress and enable the operation with larger on-time of the transistors compared to both a buck converter and a series-capacitor buck converter. Since the average voltage applied on the inductors is zero, the average voltages at the switching nodes SW_b and SW_a equal V_o , the average output voltage can be expressed as

$$\begin{aligned} (V_{in} - V_{Ct2}) D_b &= V_o \\ (V_{Ct2} - V_{Ct1}) D_a &= V_o, \end{aligned} \quad (1)$$

where $D_a = T_{on,a}/T_s$ and $D_b = T_{on,b}/T_s$ are the duty ratios for phases A and B, respectively. During state I, the sum of the capacitors' voltages equals the input voltage, i.e.,

$$V_{Ct1} + V_{Ct2} = V_{in}. \quad (2)$$

Using (1) and (2), and after some manipulations, yields the average capacitors voltages

$$\begin{aligned} V_{Ct2} &= \frac{D_a + D_b}{2D_a + D_b} V_{in} \\ V_{Ct1} &= \frac{D_a}{2D_a + D_b} V_{in}. \end{aligned} \quad (3)$$

The voltage conversion ratio can be derived from (1) and (3), and can be expressed as

$$M = \frac{V_o}{V_{in}} = \frac{D_a D_b}{2D_a + D_b}. \quad (4)$$

Therefore, (3) and (4) imply that setting equal duty ratios, i.e. $D_a = D_b = D$, for the two phases, results in average capacitors voltages of $V_{Ct2} = 2V_{in}/3$ and $V_{Ct1} = V_{in}/3$, where the expression for voltage conversion ratio is reduced to

$$M = \frac{V_o}{V_{in}} = \frac{D}{3} \quad (5)$$

which is three times higher compared to the duty ratio of a buck converter.

B. Steady-State Inductors Currents and Output Voltage Ripple

As mentioned in Section II, the operation of the DSCBC is similar to a two-phase interleaved buck converter, but with different input voltage for each phase. The input voltage for




Fig. 4. Simulation waveforms of the DSCBC topology for equal duty ratios.

each of the phases is calculated by the voltage during the on-time of each phase at the nodes SW_a and SW_b for phases A and B, respectively. Using (3), the input voltage of phase A can be expressed as

$$V_{in,a} = V_{Ct2} - V_{Ct1} = \frac{D_b}{2D_a + D_b} V_{in} \quad (6)$$

and in a similar manner, the input voltage of phase B is

$$V_{in,b} = V_{in} - V_{Ct2} = \frac{D_a}{2D_a + D_b} V_{in}. \quad (7)$$

As a result, two effective voltage conversion ratios for each of the phases are considered, $V_o/V_{in,a}$ for phase A and $V_o/V_{in,b}$ for phase B.

The slew rates of the inductors currents $i_{L,a}$ and $i_{L,b}$ during the on-time of each of the phase are

$$\left. \frac{di_{L,a}}{dt} \right|_{on,a} = \frac{V_{Ct2} - V_{Ct1} - V_o}{L_a}, \quad \left. \frac{di_{L,b}}{dt} \right|_{on,b} = \frac{V_{in} - V_{Ct2} - V_o}{L_b} \quad (8)$$

where for the rest of the period the slew rates are

$$\left. \frac{di_{L,a}}{dt} \right|_{off,a} = -\frac{V_o}{L_a}, \quad \left. \frac{di_{L,b}}{dt} \right|_{off,b} = -\frac{V_o}{L_b}. \quad (9)$$

The inductors currents' ripples $\Delta I_{L,a}$ and $\Delta I_{L,b}$ can be calculated using (8) and are given by

$$\Delta I_{L,a} = \frac{V_{Ct2} - V_{Ct1} - V_o}{L_a f_s} D_a, \quad \Delta I_{L,b} = \frac{V_{in} - V_{Ct2} - V_o}{L_b f_s} D_b \quad (10)$$

where f_s is the switching frequency. For the private case of equal duty ratios $D_a = D_b = D$, the inductors currents ripples can be expressed as

$$\Delta I_{L,a} = \frac{V_{in}/3 - V_o}{L_a f_s} D, \quad \Delta I_{L,b} = \frac{V_{in}/3 - V_o}{L_b f_s} D. \quad (11)$$

Assuming equal duty ratios, the output voltage ripple can be calculated using the charge delivered and consumed from the output capacitor during a switching period and can be expressed as

$$\Delta V_o = \frac{\Delta I_o}{8C_o f_s} \quad (12)$$

where ΔI_o is the total current ripple at the output, obtained by summing the inductors currents, i.e., the ac component magnitude of $i_{L,a}(t) + i_{L,b}(t)$. Using (8), (9), and after some manipulation ΔI_o is given by

$$\Delta I_o = \frac{(V_{in}/3 - V_o) L_b - V_o L_a}{L_a L_b f_s} D \quad (13)$$

and assuming $L_a \approx L_b \approx L$ the output voltage ripple is calculated by substitution of (12) into (13)

$$\Delta V_o = \frac{V_{in} - 6V_o}{24LC_o f_s^2} D. \quad (14)$$

C. Current Balancing and Power Distribution

The load current I_o is delivered from both phases A and B and equals to the sum of the average inductors currents

$$I_o = I_{L,a} + I_{L,b}. \quad (15)$$

The average value of each of the inductors currents can be calculated using the fact that charge balance is achieved for each of the capacitors C_{t1} and C_{t2} . For example, the charge delivered to C_{t2} during state I must equal the charge consumed

from C_{t2} during state III. This yield

$$\text{State I: } Q_{C_{t2}} = \frac{1}{2} I_{Lb} \frac{D_b}{f_s} \quad (16)$$

$$\text{State III: } Q_{C_{t2}} = I_{La} \frac{D_a}{f_s}. \quad (17)$$

Substituting (15) into (16) and equating it to (17), yields the average inductors currents that are given by

$$I_{La} = \frac{D_b}{2D_a + D_b} I_o \quad (18)$$

and

$$I_{Lb} = \frac{2D_a}{2D_a + D_b} I_o. \quad (19)$$

As can be seen in (18) and (19), the average inductors currents depend on the duty-ratio settings. This provides an additional degree of freedom to distribute the load current between the phases by changing the ratio between D_a and D_b . For example, by setting the duty ratios to be equal, the average inductors currents are

$$\begin{aligned} I_{La} &= \frac{1}{3} I_o \\ I_{Lb} &= \frac{2}{3} I_o \end{aligned} \quad (20)$$

and by setting $D_b = 2D_a$ the average inductors currents will be equal, i.e.,

$$I_{La} = I_{Lb} = \frac{I_o}{2}. \quad (21)$$

D. Series Capacitors Voltage Ripple

The simplified analysis of the converter's behavior in a steady-state operation, and in particular for the average behavior the capacitors voltages $V_{C_{t1}}$ and $V_{C_{t2}}$ can be considered constant. However, in practice their voltage ripple, caused by charging and discharging them each switching cycle, can play a crucial role in the final design and size of the converter. It is therefore essential to quantify the voltage ripple for each of the series capacitors.

During the charging and discharging states, the capacitors' currents are determined by the inductor current that is connected to them during the on-time, i.e., by I_{Lb} during state I and by I_{La} during state III. The voltage ripple of the capacitors can be easily calculated during state III, when phase A is ON and both the capacitors are connected in series with L_a

$$\Delta V_{C_{t1}} = \frac{I_{La} D_a}{C_{t1} f_s}, \quad \Delta V_{C_{t2}} = \frac{I_{La} D_a}{C_{t2} f_s} \quad (22)$$

and for equal duty ratios the capacitors voltage ripple can be calculated using (5) and (20), which yields

$$\Delta V_{C_{t1}} = \frac{I_o V_o}{C_{t1} V_{in} f_s}, \quad \Delta V_{C_{t2}} = \frac{I_o V_o}{C_{t2} V_{in} f_s}. \quad (23)$$

It should be noted that the charging and discharging actions of the capacitors are so-called soft-charged [35], i.e., connected through an inductance that dictates the charging or discharging

current and as a result does not involve emulated resistance losses [36], [37] that are a function of the switching frequency.

E. Summary of the Topology Highlights

The DSCBC topology features natural current sharing between phases A and B, as can be seen from expressions (18) and (19). The current sharing attribute is the result of the charge balance on the capacitors C_{t1} and C_{t2} , and it is independent on their capacitance values. The feature of duty-ratios-dependent current sharing allows to control the power distribution per phase and enables the proper design of each of the phases. For example, if equal currents between the two phases is desired, setting $D_a = 2D_b$ satisfies the requirement, but comes at the cost of different effective voltage conversion ratios of each of the phases. In this case, phase B voltage conversion ratio will be $V_{in}/4V_o$ whereas phase A voltage conversion ratio will be $V_{in}/2V_o$. By setting $D_a = D_b$, phase B current will be twice higher than the current in phase A, according to (20). However, since the current sharing is an inherent feature and it is parameter-independent, the two phases can be designed according to the load (average current) that is being processed by each phase, i.e., with different transistors and inductors for each phase, to optimize the converter's operation, efficiency, and power density.

In addition to the above characteristics of the DSCBC, the topology also lowers the voltage stress of the transistors compared to a two-phase buck converter. As opposed to the voltage stress of the transistors in a buck converter, which is V_{in} for both of the transistors, the voltage stress of the transistors in the DSCBC is divided with an opposite ratio to the current handling per transistor, and fortunately, in favor of higher efficiency design. Here, the voltage stress of the transistors Q_c , Q_{2a} , and Q_{2b} equals $V_{C_{t1}}$ and the stress of Q_{1a} and Q_{1b} equals $V_{C_{t2}}$; all are given in (3). This feature allows for a better and more compact design of the converter, especially in high voltage conversion ratio applications, since the transistors Q_{2a} and Q_{2b} that have much higher rms currents (since they conduct most of the switching cycle at high conversion ratios) also have significantly lower voltage stress which allows the use of transistors with lower $R_{DS(on)}$ per silicon area. Moreover, for these kind of applications with short on-time, the low rms current through the transistors Q_c , Q_{1a} , and Q_{1b} allows to consider transistors with higher $R_{DS(on)}$ but with much lower capacitances, which expedites the switching transitions and lowers both switching losses and the gate drivers requirements, especially in high input voltage applications.

IV. EXPERIMENTAL RESULTS

To validate the operation of the DSCBC at high voltage conversion ratio, a 30 W 48 V-to-1 V prototype that operates at 500 KHz switching frequency per phase was built and tested. Table I lists the components values and parameters of the experimental prototype. The converter was digitally controlled using an Altera FPGA [38] using fully digital high-performance ADC and DPWM peripherals as detailed in [39].

Figs. 5–8 show the converter's waveforms for output current of 18 A with equal duty ratios. Fig. 5 shows the input voltage, the

TABLE I
EXPERIMENTAL PROTOTYPE VALUES

Component	Value/Type
Input voltage V_{in}	48 V
Output voltage V_o	1 V
Switching frequency f_s	500 kHz per phase (1 MHz effective)
Output capacitor C_{out}	100 μ F
Inductors L_a and L_b	0.44 μ H, 0.21 m Ω DCR
Capacitors C_{t1} and C_{t2}	3.3 μ F, 100V, 3 m Ω ESR, 1206 case
Q_c MOSFET	SiA466EDJ, 20 V, 9.5 m Ω
Q_{1a} and Q_{1b} MOSFETS	Si4288DY, 40 V, 20 m Ω , Dual
Q_{2a} MOSFET	SIRA12DP, 30 V, 4.3 m Ω
Q_{2b} MOSFET	SiRA04DP, 30 V, 2.2 m Ω




Fig. 5. Experimental results: C1—input voltage (20 V/div), C2—output voltage (50 mV/div), C3—phase A inductor current (5 A/div), C4—phase B inductor current (5 A/div), F1—output current (sum of the inductors currents, 5 A/div). Time scale is 1 μ s/div.




Fig. 6. Experimental results: C1 and C2—series capacitors voltages (10 V/div), C3 and C4—inductors currents (5 A/div). Time scale is 10 μ s/div.

output voltage, and the sum of the inductor currents. Due to the two-phase interleaved operation of the converter, the effective switching frequency at the output of the converter doubles, from 500 KHz to 1 MHz. The inductors currents and series capacitors voltages are depicted in Fig. 6. As can be observed, natural current sharing between phases A and B is obtained and with a ratio of 2:1, and the capacitors voltage are $V_{in}/3$ and $2V_{in}/3$ for C_{t1} and C_{t2} , respectively. Fig. 7 shows the voltages at the switching nodes SW_a and SW_b . The duty ratio of the switching






Fig. 7. Experimental results: C1—switching node SW_b (10 V/div), C2—switching node SW_a (10 V/div), C3 and C4—inductors currents (5 A/div). Time scale is 500 ns/div.



(a)



(b)

Fig. 8. Experimental results of 5 A load transients. (a) 10–15 A loading transient and (b) 15–10 A unloading transient. C1—load step signal, C2—output voltage (200 mV/div), F1—output current (sum of the inductors currents, 5 A/div). Time scale is 5 μ s/div.

nodes is slightly higher than 1/16 (due to losses), validating the ability of the converter to effectively and practically triple the duty ratio compared to a buck converter. Loading and unloading transients of 5 A are depicted in Fig. 8, demonstrating the fast dynamic response of the converter to load change. Efficiency measurement of the converter with 48 V input and various output




Fig. 9. Experimental efficiency measurements of the DSCBC for different output voltages.




Fig. 10. Experimental efficiency measurements of the DSCBC for different input voltages.

voltages are provided in Fig. 9, demonstrating a peak efficiency of 91.5% and above 88% for most of the load range at 1 V output and even higher efficiency for higher output voltages. Fig. 10 shows the efficiency measurement for 1 V output and various input voltages to examine the DSCBC efficiency in case the input voltage is unregulated.

V. CONCLUSION

A new very high step-down conversion ratio with high efficiency and nonisolated converter topology has been presented. The topology comprises two-phases for high current delivery and uses two series capacitors, operating with soft-charging characteristic. The energy processing by the capacitors significantly lowers the voltage stress of the transistors, triples the duty ratio and provides an inherent current sharing feature

between the two phases. These properties reduce the VRM's volume while increasing the efficiency in 48 V-to-1.x V conversion that is common and highly desired in datacenters and other cutting-edge applications.

The experimental results validated the theoretical analysis and demonstrated the superior performance of the topology for a 48 V-to-1 V operation, achieving 91.5% peak efficiency and above 88% for most of the load range. The high efficiency of the converter has been obtained while the solution has not compromised other important specifications such as fast dynamic response. These make the new converter topology a very attractive candidate for 48 V input, single-stage PoL converters for datacenters, and other VRM applications.

REFERENCES

- [1] M. Pedram, "Energy-efficient datacenters," *IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst.*, vol. 31, no. 10, pp. 1465–1484, Oct. 2012.
- [2] Z. Guo, Z. Duan, Y. Xu, and H. J. Chao, "Cutting the electricity cost of distributed datacenters through smart workload dispatching," *IEEE Commun. Lett.*, vol. 17, no. 12, pp. 2384–2387, Dec. 2013.
- [3] M. Dayarathna, Y. Wen, and R. Fan, "Data center energy consumption modeling: A survey," *IEEE Commun. Surveys Tut.*, vol. 18, no. 1, pp. 732–794, Sep. 2016.
- [4] T. Mastelic and I. Brandic, "Recent trends in energy-efficient cloud computing," *IEEE Cloud Comput.*, vol. 2, no. 1, pp. 40–47, Feb. 2015.
- [5] S. Oliver, "From 48 V direct to Intel VR12.0: Saving 'Big Data' \$500,000 per data center, per year," Jul. 2012. [Online]. Available: http://www.vicorpower.com/documents/whitepapers/wp_VR12.pdf
- [6] E. A. Burton *et al.*, "FIVR—Fully integrated voltage regulators on 4th generation Intel® Core™ SoCs," in *Proc. IEEE Appl. Power Electron. Conf. Expo.*, Mar. 2014, pp. 432–439.
- [7] J. A. A. Qahouq and L. Huang, "Highly efficient VRM for wide load range with dynamic non-uniform current sharing," in *Proc. IEEE Appl. Power Electron. Conf. Expo.*, Mar. 2007, pp. 543–549.
- [8] D. Reusch and J. Glaser, "Getting from 48V to load voltage," Jan. 2016. [Online]. Available: <http://www.powersystemsdesign.com/getting-from-48-v-to-load-voltage>
- [9] M. Ye, P. Xu, B. Yang, and F. C. Lee, "Investigation of topology candidates for 48 V VRM," in *Proc. IEEE Appl. Power Electron. Conf. Expo.*, Mar. 2002, pp. 699–705, vol. 2.
- [10] M. Batarseh, X. Wang, and I. Batarseh, "Non-isolated half bridge buck based converter for VRM application," in *Proc. IEEE Power Electron. Spec. Conf.*, Jun. 2007, pp. 2393–2398.
- [11] M. Z. Youssef and P. K. Jain, "Analysis and design of a novel LLC 48V resonant self-oscillating voltage regulator module," in *Proc. IEEE Appl. Power Electron. Conf. Expo.*, Mar. 2007, pp. 252–258.
- [12] M. Z. Youssef and P. K. Jain, "A 48V resonant voltage regulator module with a new current mode controller," in *Proc. IEEE Power Electron. Spec. Conf.*, Jun. 2006, pp. 1–7.
- [13] Y. Jang, M. M. Jovanovic, and Y. Panov, "Multi-phase buck converters with extended duty cycle," in *Proc. IEEE Appl. Power Electron. Conf. Expo.*, Mar. 2006, pp. 38–44.
- [14] Y. Jang, M. M. Jovanovic, and Y. Panov, "Non-isolated power conversion system having multiple switching power converters," *U.S. Patent 7 230 405*, Jun. 12, 2007.
- [15] K. Abe *et al.*, "A novel three-phase buck converter with bootstrap driver circuit," in *Proc. IEEE Power Electron. Spec. Conf.*, Jun. 2007, pp. 1864–1871.
- [16] K. Nishijima, K. Harada, T. Nakano, T. Nabeshima, and T. Sato, "Analysis of double step-down two-phase buck converter for VRM," in *Proc. IEEE Telecommun. Energy Conf.*, 2005, pp. 497–502.
- [17] X. Du, L. Zhou, and H.-M. Tai, "Double-frequency buck converter," *IEEE Trans. Ind. Electron.*, vol. 56, no. 5, pp. 1690–1698, May 2009.
- [18] K. Matsumoto, K. Nishijima, T. Sato, and T. Nabeshima, "A two-phase high step down coupled-inductor converter for next generation low voltage CPU," in *Proc. IEEE Int. Conf. Power Electron.*, 2011, pp. 2813–2818.
- [19] B. S. Oraw and R. Ayyanar, "Voltage regulator optimization using multiwinding coupled inductors and extended duty ratio mechanisms," *IEEE Trans. Power Electron.*, vol. 24, no. 6, pp. 1494–1505, Jun. 2009.

- [20] B. Oraw and R. Ayyanar, "Small signal modeling and control design for new extended duty ratio, interleaved multiphase synchronous buck converter," in *Proc. IEEE Telecommun. Energy Conf.*, Sep. 2006, pp. 1–8.
- [21] C. F. Chuang, C. T. Pan, and H. C. Cheng, "A novel transformer-less interleaved four-phase step-down dc converter with low switch voltage stress and automatic uniform current-sharing characteristics," *IEEE Trans. Power Electron.*, vol. 31, no. 1, pp. 406–417, Jan. 2016.
- [22] P. S. Shanoy, M. Amaro, J. Morroni, and D. Freeman, "Comparison of a buck converter and a series capacitor buck converter for high frequency, high conversion ratio voltage regulators," *IEEE Trans. Power Electron.*, vol. 31, no. 10, pp. 7006–7015, Oct. 2016.
- [23] I. O. Lee, S. Y. Cho, and G. W. Moon, "Interleaved buck converter having low switching losses and improved step-down conversion ratio," *IEEE Trans. Power Electron.*, vol. 27, no. 8, pp. 3664–3675, Aug. 2012.
- [24] V. Yousefzadeh, E. Alarcon, and D. Maksimovic, "Three-level buck converter for envelope tracking applications," *IEEE Trans. Power Electron.*, vol. 21, no. 2, pp. 549–552, Mar. 2006.
- [25] M. Xu, J. Sun, and F. C. Lee, "Voltage divider and its application in the two-stage power architecture," in *Proc. IEEE Appl. Power Electron. Conf. Expo.*, Mar. 2006, pp. 499–505.
- [26] A. Radić and A. Prodić, "Buck converter with merged active charge-controlled capacitive attenuation," *IEEE Power Electron. Lett.*, vol. 27, no. 3, pp. 1049–1054, Mar. 2012.
- [27] T. A. Meynard and H. Foch, "Multilevel converters and derived topologies for high power conversion," in *Proc. IEEE 21st Int. Conf. Ind. Electron., Control, Instrum.*, Nov. 1995, pp. 21–26.
- [28] S. M. Ahsanuzzaman, Y. Ma, A. A. Pathan, and A. Prodić, "A low-volume hybrid step-down dc-dc converter based on the dual use of flying capacitor," in *Proc. IEEE Appl. Power Electron. Conf. Expo.*, Mar. 2016, pp. 2497–2503.
- [29] P. Jain, A. Prodić, and A. Gerfer, "Wide-input high power density flexible converter topology for dc-dc applications," in *Proc. IEEE Appl. Power Electron. Conf. Expo.*, Mar. 2016, pp. 2553–2560.
- [30] R. D. Middlebrook, "Transformerless dc-to-dc converters with large conversion ratios," *IEEE Trans. Power Electron.*, vol. 3, no. 4, pp. 484–488, Oct. 1988.
- [31] EPC2101—Enhancement-Mode GaN Power Transistor Half Bridge Preliminary Specification Sheet, Efficient Power Conversion, 2016.
- [32] T. Vekslender, O. Ezra, Y. Bezdenezhnykh, and M. M. Peretz, "Closed-loop design and time-optimal control for a series-capacitor buck converter," in *Proc. IEEE Appl. Power Electron. Conf. Expo.*, Mar. 2016, pp. 308–314.
- [33] P. S. Shenoy *et al.*, "A 5 MHz, 12 V, 10A monolithically integrated two-phase series capacitor buck converter," in *Proc. IEEE Appl. Power Electron. Conf. Expo.*, Mar. 2016, pp. 66–72.
- [34] P. S. Shenoy *et al.*, "Automatic current sharing mechanism in the series capacitor buck converter," in *Proc. IEEE Energy Convers. Conf. Expo.*, Sep. 2015, pp. 2003–2009.
- [35] R. C. N. Pilawa-Podgurski and D. J. Perreault, "Merged two-stage power converter with soft charging switched-capacitor stage in 180 nm CMOS," *IEEE J. Solid-State Circuits*, vol. 47, no. 7, pp. 1557–1567, Jul. 2012.
- [36] E. Hamo, M. Evzelman, and M. M. Peretz, "Modeling and analysis of resonant switched-capacitor converters with free-wheeling ZCS," *IEEE Trans. Power Electron.*, vol. 30, no. 9, pp. 4952–4959, Sep. 2015.
- [37] M. Evzelman, "Topologies, losses, and applications in switched capacitor converters," Ph.D. dissertation, Ben-Gurion Univ. Negev, Beer-Sheva, Israel, Sep. 2013.
- [38] Altera Corporation, San Jose, CA, USA. *DE2 Development and Education Board User Manual*, 2006.
- [39] Y. Halihal, Y. Bezdenezhnykh, I. Ozana, and M. M. Peretz, "Full FPGA-based design of a PWM/CPM controller with integrated high-resolution fast ADC and DPWM peripherals," in *Proc. IEEE Workshop Control Model. Power Electron.*, Jun. 2014, pp. 1–5.



Or Kirshenboim (S'15) was born in Haifa, Israel, in 1987. He received the B.Sc. and M.Sc. degrees in electrical and computer engineering from the Ben-Gurion University of the Negev, Beer-Sheva, Israel, in 2013 and 2015, respectively, where he is currently working toward the Ph.D. degree in electrical and computer engineering.

His current research interests include digital, nonlinear, and smart control methods for SMPS, hybrid voltage regulation solutions, high voltage conversion ratio converter topologies, pulsed power applications, and batteries balancing topologies.



Mor Mordechai Peretz (S'05–M'12) was born in Beer-Sheva, Israel, in 1979. He received the B.Tech. degree in electrical engineering from the Negev Academic College of Engineering, Beer-Sheva, Israel, in 2003, and the M.Sc. and Ph.D. degrees in electrical and computer engineering from Ben-Gurion University, Negev, Israel, in 2005 and 2010, respectively.

From 2010 to 2012, he was a Postdoctoral Fellow at the Laboratory for Power Management and Integrated SMPS, University of Toronto, Canada. In 2012, he joined the Department of Electrical and Computer Engineering, Ben-Gurion University, Negev, where he is currently the Director of the Center for Power Electronics and Mixed-Signal IC. His research interests include digital and smart control methods for efficient energy processing, SMPS miniaturization, mixed-signal IC design of SMPS, modeling and computer aided design, applications of nonlinear magnetics, and renewable energy systems.

Dr. Peretz serves as an Associate Editor of the IEEE TRANSACTIONS ON POWER ELECTRONICS and the IEEE JOURNAL OF EMERGING AND SELECTED TOPICS IN POWER ELECTRONICS.