

All-Digital Integrated Variable-Frequency Variable-Duty-Cycle Modulator With Single-Element Resolution and Single-Cycle Convergence

Tom Urkin^{ID}, *Student Member, IEEE*, and Mor Mordechai Peretz^{ID}, *Member, IEEE*

Abstract—This article introduces a new architecture for an all-digital high-resolution (HR) variable-frequency variable-duty-cycle modulator for low-power and area-sensitive applications. Constructed through digital standard-cell delay-line (DL) and simple combinatorial logic, the modulator produces pulse width modulated signals with time-resolution of a single delay-element (DE) for both modulation parameters, thus making it a promising candidate for integration in hybrid controllers of high-frequency switched mode power supplies (SMPSs). Since the entire architecture is realized through standard cells, the solution also scales with fabrication technology and is described in hardware description language (HDL) which translates onto hardware using an automated process. The modulator has been designed on a 0.18- μm 5-V CMOS process, totaling 0.18 mm² of silicon area as well as on an Altera V field programmable gate array (FPGA) to demonstrate the versatility of the architecture. Experimental results of the FPGA prototype are provided as well as post-layout simulations of the ASIC realization for a variety of mitigation sequences demonstrating single-cycle convergence and time-resolution of 220 and 200 ps, respectively, with excellent linearity characteristics.

Index Terms—ASIC, delay line (DL), frequency hopping, frequency modulation, high resolution (HR), integrated circuits, pulsewidth modulation (PWM).

I. INTRODUCTION

DIGITAL architectures and realizations of controllers for switched mode power supplies (SMPSs) have been in pursuit by both industry and academia for many years [1], [2], [3], [4], [5], [6]. Beyond the conventional attributes of flexibility, scalability, and noise immunity, this approach allows for the assimilation of complex control laws and algorithms to enhance transient performance and optimize steady-state operation [7], [8]. Such control schemes may involve hybrid frequency and duty-cycle modulation to improve efficiency [9], [10], perform regulation tasks [11], [12], or execute convoluted mitigation sequences [13]. Following the

Manuscript received 8 December 2022; revised 28 March 2023; accepted 21 April 2023. Date of publication 1 May 2023; date of current version 2 August 2023. This work was supported by the Israel Science Foundation under Grant 2186/19. Recommended for publication by Associate Editor Ke-Horng Chen. (*Corresponding author: Mor Mordechai Peretz.*)

The authors are with the Center for Power Electronics and Mixed-Signal IC, Department of Electrical and Computer Engineering, Ben-Gurion University of the Negev, Beer-Sheva 8410501, Israel (e-mail: tomur@post.bgu.ac.il; morp@ee.bgu.ac.il).

Color versions of one or more figures in this article are available at <https://doi.org/10.1109/JESTPE.2023.3271689>.

Digital Object Identifier 10.1109/JESTPE.2023.3271689

miniaturization trend of IoT devices and portable consumer electronics requiring point-of-load (PoL) power conversion, such controllers are expected to operate at high switching frequencies with very high time resolution to fully exploit these state-of-the-art control algorithms [14], [15].

Synchronous realizations of such controllers conventionally rely on high-speed central processing units (CPUs) to execute the control law which allows relatively simple and straightforward reconfiguration capabilities [16], [17] but results in expensive and power-hungry solutions with large silicon area. This is since high-frequency synchronous operation requires highly balanced clock distribution networks realized through complicated clock tree synthesis (CTS) algorithms. Moreover, such controllers typically incorporate extensive periphery resources such as phase lock loops (PLLs), digital clock managers (DCMs), and memory modules. Here, the control-oriented submodules, such as the compensation units, pulsewidth modulators, sampling blocks, and so on, exploit the high-frequency clock to attain the required time-resolution attributes for the regulation tasks. An alternative approach relies on hardware accelerators designed to execute specific tasks thus achieving optimized silicon utilization with low power consumption [3], [18]. These controllers operate in an asynchronous manner, i.e., not synchronized to an external clock, by realizing a handshake algorithm between consecutive modules along the control loop [3], [18], [19]. Therefore, low-frequency clocks can be used to control the data flow between submodules while high-time resolution or high-speed capabilities are generated within specific blocks. For example, conventional PWM modulators are considered power-hungry and costly modules since their high-resolution (HR) attributes are derived from their internal high-frequency clock generation circuitries. Nowadays, efforts are made to obtain HR characteristics by incorporating dedicated modules and integrated structures to make high-frequency clocks redundant.

Pulsewidth modulators which are key components of modern controllers [20], [21], [22] can potentially benefit more than other hardware accelerators from such an approach due to their extremely HR attributes. Their respective pulsewidth modulation resolution must comply with the regulation accuracy and be higher than the analog-to-digital converter (ADC) to avoid limit cycle oscillations [23]. Moreover, these modules are characterized by their frequency and duty-cycle range,

monotonicity and linearity characteristics, and dynamic performance. Therefore, in the context of digitally controlled low-volume SMPS, a miniaturized HR PWM modulator with lean silicon utilization capable of generating gating signals with adjustable frequency and the duty cycle is an essential building block to achieve the regulation goals.

Analog and mixed-signal PFM-PWM modulators have been perfected over the years with an emphasis on extended switching frequency range and resolution enhancement [24], [25]. These modulators are largely incorporated in analog controllers of resonant converters which utilize voltage-controlled oscillators (VCOs) with very HR attributes. However, the integration of complex analog solutions for the drive stage in low-power and area-sensitive applications such as IoT devices is not a viable option. Moreover, custom design of such modulators requires extensive redesign efforts when transitioning from one technology node to another and therefore are not generic and not suitable for cost-sensitive applications. On the other hand, digital PWMs (DPWMs) architectures offer a significant reduction in the overall cost and complexity metrics with implementation capabilities on programmable development platforms such as field programmable gate arrays (FPGAs) [26], [27], [28]. The conventional approach to implementing an HR digital pulsewidth modulator (HR-DPWM) is by a fast-clocked counter-comparator scheme [26]. Here, the required resolution and switching frequency determine the internal clock frequency. In this way, n -bit resolution at a switching frequency of f_s requires a reference clock frequency of $2^n \cdot f_s$. This approach features a relatively small silicon area and low computational resources but may result in increased power consumption and complex design to realize the high-speed circuitry.

In order to enhance the resolution property of monolithic realizations, these architectures can be altered to include single [29], [30] or several [21] delay lines (DLs) to improve the duty-cycle resolution of the generated PWM signals. DL-based modulator architectures comprise $2^{NDP_{PWM}}$ DEs and a $2^{NDP_{PWM}+1}:1$ multiplexer which allows to enhance the time resolution while using the switching frequency as the modules' clock signal. This approach reduces power consumption but requires a large silicon area to realize $2^{NDP_{PWM}}$ DEs. For that reason, a combined architectural approach has been presented in the literature that uses both counter-comparator logic and DL structures to reduce area consumption without sacrificing resolution [29], [30]. For example, the monolithic HR-DPWM module presented in [29] achieves a time resolution of 200 ps for the duty-cycle attribute while the switching frequency resolution is bounded by the reference clock signal. Consequently, these modulators can be incorporated in constant switching frequency SMPS to enhance regulation capabilities but will result in limited improvement when integrated into resonant topology-based power supplies. Here, state-of-the-art control schemes require HR attributes for both control variables, i.e., switching frequency and duty-cycle [11], [12]. Resolution enhancement for FPGA-based realizations has been widely covered in the literature [21], [22], [31], taking advantage of modern FPGA resources such as multiport PLLs [32] and DCM modules [26], [27]. However, such an approach entails




Fig. 1. Block diagram of the all-digital high-resolution variable-frequency variable-duty-cycle modulator.

significant redesign efforts when transitioning to ASIC and will result in high silicon utilization and power consumption due to the complexity of these modules.

Another approach for resolution enhancement relies on dithering algorithms rather than hardware modifications [33]. These algorithms are mainly used in digital controllers of resonant converters with high-quality factor networks for which the switching frequency is the main control variable [33], [34]. Here, frequency dithering is achieved by hopping the DPWM frequency between two neighboring values in a predefined manner such that the average frequency resolution exceeds that of a conventional DPWM. However, modern modulators cannot rely on dithering algorithms alone for resolution enhancement and usually employ dedicated hardware as discussed earlier. It would be advantageous to implement a dithering algorithm based on the HR modules of modern modulators to extend the resolution beyond that of a single delay element (DE)—this has been perused in this study.

The objective of this work is, therefore, to introduce a new HR variable-frequency variable-duty-cycle modulator (HR-VFVDM) for low-power high-frequency and volume-sensitive controller architectures, as shown in Fig. 1. Time-resolution of a single DE is obtained for both frequency and duty-cycle attributes of the generated PWM signals while ensuring single-cycle convergence operation. The HR-VFVDM does not utilize external clock resources, which makes it a promising candidate for integration in asynchronous digital controllers of high-frequency SMPS. Additional resolution enhancement is achieved through dithering of both the switching frequency and duty-cycle attributes. The modulator's architecture is DL-based and is entirely described in hardware description language (HDL) using standard-cell libraries without extensive custom design to allow fast adaption and implementation in various development or fabrication platforms. It is a further objective of this article to discuss specific realization aspects of DL-based architectures on programmable fabrics such as FPGAs and as an integrated module in an ASIC solution.

The rest of this article is organized as follows. Section II describes the HR-VFVDM architecture, covers its principle of operation, and discusses the resolution enhancement algorithm

through dithering. Section III details a case study of the new HR-VFVDM incorporated in a hybrid digital controller for a HB-LLC resonant converter. Section IV details practical implementation issues along with design and realization guidelines. Post-layout validation and experimental results are provided in Section V. Section VI concludes this article.

II. HIGH-RESOLUTION PFM-PWM MODULATOR

A. Architecture and Principle of Operation

The HR-VFVDM operates in an asynchronous manner [29], i.e., not synchronized to an external clock, and therefore its architecture is meticulously tailored to the signal paths between its submodules, as shown in Fig. 1. It comprises a register-based input stage that samples the PWM signals' on-time commands ($hs_{in}[n]$ and $ls_{in}[n]$) and dead-time ($dt[n]$) on a cycle-by-cycle basis followed by a digital computational logic that produces two sets of internal signals: s_1 – s_4 and *CMP Thresholds*. The former is used as input to the ring-oscillator multiplexer array which yields time-delayed replicas of its propagating signals (p_1 – p_4) while the latter is fed into the counter-comparator submodules. The *CMP Thresholds* are derived from the instantaneous on-time commands, hs_{in} and ls_{in} , as their respective k -MSBs and are utilized as the thresholds for the counter-comparator modules which produce internal signals that mark the initiation and termination of each switching-cycle segment (hs_{on} and hs_{off}). These signals are processed by the output logic block and the DL-based dead-time module to produce the resulting PWM signals, hs and ls .

The reference clock signals of the HR-VFVDM counter-comparator submodules are not confined to a specific location in the ring-oscillator as in conventional realizations but rather modified on a cycle-by-cycle basis by the internal computational blocks to accommodate the instantaneous gating commands, $hs_{in}[n]$ and $ls_{in}[n]$. This is carried out by the multiplexer array that provides direct access to all propagating signals in the DL as shown in Fig. 1, which is the enabler for the HR attributes of the modulator. Therefore, each segment of the generated PWM signal is individually produced with the time resolution of a single DE, i.e., the falling- or rising edges of the PWM signals *can be positioned without any limitations along the DL*.

The single DE resolution is derived from the ability to utilize the propagating signals of the DL via the multiplexer array in a stable and consistent manner. This highly depends on the ability to stabilize the counter-comparator modules' inputs prior to a new switching-cycle initiation. Since a non-negligible time interval is required to perform the required calculations and to allow the counter-comparator inputs to stabilize according to the instantaneous gating command, two sets of counter-comparator submodules are realized and used interchangeably in two modes of operation named *mode*₀ and *mode*₁. When the *mode*₀ hardware is used to produce the HR PWM signals, the inputs to its counterpart submodule are calculated and vice versa. This ensures that all input signals to the multiplexer array (s_1 – s_4) and its outputs (p_1 – p_4) are valid and stable upon a new switching-cycle initiation.

The $k + p$ bit long on-time commands, $hs_{in}[n]$ and $ls_{in}[n]$, are sampled periodically and stored in dedicated registers

(see Fig. 1). The first k bits form the coarse section of the command dictating the required number of full-cycle count while the remaining p bits represent the fine-tuning addition in accordance with the DL length, i.e., 2^p DEs. Therefore, the switching frequency can be expressed as

$$f_{sw} = \frac{1}{(hs_{in} + ls_{in}) \cdot t_{de}} \quad (1)$$

and the duty-cycle as

$$D = \frac{hs_{in}}{hs_{in} + ls_{in}} \quad (2)$$

where hs_{in} and ls_{in} are the decimal values of $hs_{in}[n]$ and $ls_{in}[n]$, respectively. The “ k ” and “ p ” are chosen with respect to the desired range of switching frequencies and offer a tradeoff between silicon utilization, time resolution, and power consumption. Increasing “ p ” will result in a lower switching frequency for the internal clock signal (clk_{base}) but will entail a larger DL structure and accommodating multiplexers which will negatively affect the time resolution of the modulator. Consequently, decreasing its length will result in a faster internal clock and increased power consumption. The “ k ” value, which dictates the maximal number of full-cycle counts, sets the lower boundary for the frequency of the generated PWM signals and is chosen according to the target application. Therefore, the minimal switching frequency is derived for a given “ k ” and “ p ” values by applying (1). To comply with the maximum allowed switching frequency of a given target application, the HR-VFVDM includes a programmable set of limitations, marked as $Lim[n]$ in Fig. 1, which prohibits the execution of gating signals with out-of-scope frequency. This safety mechanism is essential since the drive commands are generated by the preceding controller modules such as compensators or filters, which are prone to inaccuracies due to noise, sampling, or calculation errors. Therefore, the switching frequency range of the HR-VFVDM can be written as

$$f_{sw} \in \left[\frac{1}{2^{k+p+1} \cdot t_{de}}, \frac{1}{Lim \cdot t_{de}} \right] \quad (3)$$

where Lim is the decimal value of $Lim[n]$ in Fig. 1.

In this modulator architecture, the fine-tuning mechanism introduces a delay of up to $2^p t_{de}$ between the counter-comparator triggering signals, p_1 – p_4 . This is carried out by utilizing the least significant bit (LSB) sections of the sampled signals to calculate the multiplexer-array inputs (s_1 – s_4) with respect to their previous values according to

$$\begin{cases} s_1 = s_4 + hs_{in}[p - 1 : 0] \\ s_2 = s_4 + hs_{in}[p - 1 : 0] + ls_{in}[p - 1 : 0] \\ s_3 = s_2 + hs_{in}[p - 1 : 0] \\ s_4 = s_2 + hs_{in}[p - 1 : 0] + ls_{in}[p - 1 : 0] \end{cases} \quad (4)$$

where s_1 – s_2 are associated with *mode*₀ and s_3 – s_4 with *mode*₁. The multiplexer array outputs are fed into the counter-comparator submodules and act as their respective clock signals with a frequency of

$$f_{base} = \frac{1}{2^{p+1} \cdot t_{de}} \quad (5)$$




Fig. 2. Dual counter-comparator logic comprising the $Mode_0$ and $Mode_1$ submodules.

The hardware for each mode comprises two sets of positive- and negative-edge triggered modules which are incremented at the rising and falling edges of their respective clock signals, p_1 – p_4 . The dual comparator structures followed by the comparison logic blocks of $mode_0$ are shown in Fig. 2. As can be seen, this submodule is deactivated when the $mode$ signal is logic high and is reset at the falling edge of the hs signal, i.e., at the positive edge of off_trg signal. The p_1 - and p_3 -fed counter-comparator modules control the falling edge of the PWM output for $mode_0$ and $mode_1$, respectively, while p_2 and p_4 are utilized in the same manner to control its rising-edge instance. This is carried out by comparing the internal counters' values with the MSB sections of the on-time commands (CMP Thresholds) yielding the hs_{on} and hs_{off} signals as shown in Fig. 2 for the $mode_0$ operation segment. Accordingly, the internal high-side PWM signal (hs_i) rises at the beginning of each switching cycle with the positive-edge of hs_{on} and remains high until hs_{off} resets the SR-FF thus driving the low-side PWM signal (ls_i) with logic high value (see Fig. 1).

To facilitate power-stage switching operation without shoot-through and to comply with state-of-the-art efficiency optimization procedures by dead-time adjustments [35], [36], the HR-VFVDM supports on-the-fly dead-time modifications. This attribute is essential to achieve zero-voltage switching (ZVS) in resonant topologies, in particular, when the input voltage and loading conditions vary over time. For that reason, in state-of-the-art controller architectures, the dead time is a tunable variable that is dynamically modified to enhance efficiency, typically by locking into the minimum time period required to achieve ZVS. Therefore, an all-digital DL-based programmable dead-time module is included in the output stage of the HR-VFVDM. It consists of a string of 2^d DEs feeding a $2^d:1$ multiplexer, as shown in Fig. 3. The internal signal hs_i is passed through the programmable dead-time




Fig. 3. Schematic of the DL-based programmable dead-time module.




Fig. 4. Illustrative example of the operation of an HR-VFVDM with $p = 3$, $hs_{in}[2:0] = 3'b001$, and $ls_{in}[2:0] = 3'b010$.

module which dictates the time interval between the resulting hs and ls signals based on the sampled $dt[n]$ value with a time-resolution of a single DE.

The HR-VFVDM utilizes a single DL structure to obtain HR attributes as well as to control its internal submodules such as the counter-comparators blocks and sampling units. To allow synchronization with external controller modules, such as ADC, compensators, and so on, the modulator produces several flag signals to indicate key time locations such as the initiation of a new switching cycle, the falling edge of the high-side PWM signal, etc. (see Fig. 1). The controller uses these signals to control the flow of data between its submodules. This concept is discussed in [29] and [37] and used in the simulation case study of Section IV.

The operation of the HR-VFVDM and the pointers' movement along the DL are demonstrated in the illustrative example of Fig. 4 for a case of $p = 3$ and different on-time commands for the two PWM segments. Here, the LSB section of $hs_{in}[n]$ is $3'b001$ which results in an added time interval of t_{de} to the first segment of the PWM signal. This is carried out by positioning the p_1 and p_3 pointers one DE apart from p_4 and p_2 , respectively. In a similar manner, the LSB section of $ls_{in}[n]$ is $3'b010$ which results in positioning p_2 and p_4 two DEs apart from p_1 and p_3 , respectively, yielding a $2t_{de}$ extension to the ls signal. The s_1 – s_4 values are calculated on a cycle-by-cycle basis according to (4) thus not confining the initiation signal, hs_{on} , to a fixed position in the DL. Moreover, the pointers calculations are carried out at the rising edge of the hs_{off} signal, i.e., at the falling edge of the hs signal, which ensures steady inputs to the ring-oscillator multiplexer-array module in the succeeding switching cycle.

Logical simulations carried out in QuestaSim for a 13-bit HR-VFVDM are shown in Fig. 5. Here, the DL consists of 128 DEs ($p = 7$) and the multiplexer array comprises four $2^7:1$ multiplexers. The inputs of the module, i.e., $hs_{in}[n]$ and $ls_{in}[n]$, are specified at the top of the timing diagram along with the




Fig. 5. Logical simulations of the HDL code carried out in QuestaSim. (a) Steady-state and transition scenarios. (b) Zoomed-in view on the counter-comparator internal signals.

mode status ($mode_0$ or $mode_1$). For simplicity reasons, the dead time is kept constant and equals 63 DEs.

Here, three exemplary switching scenarios are shown, demonstrating the single-cycle convergence and the HR attributes of the modulator: steady-state, switching-frequency modification with constant duty-cycle, and a stepwise change in both switching-frequency and duty-cycle commands. According to (4), the fine segments of the on-time commands are derived and equal $7'd24$ and $7'd4$ for the high-side and low-side drive signals, respectively. The coarse segments are derived in a similar manner and equal $5'd2$ for both the high-side and low-side drive signals. As can be seen, s_1 – s_4 signals are interchangeably updated every switching cycle according to (4) at the falling edge of hs_i signal, marked as t_u instances in Fig. 5. The first change in the on-time commands, marked as t_{c1} , maintains the duty-cycle and decreases the switching frequency by a factor of two. In this time interval, marked as Section II in Fig. 5, the on-time commands are $13'd1328$ and $13'd1288$ which maintain the duty cycle at 50.7%. To best showcase the capabilities of the HR-VFVDM, both the duty-cycle and switching frequency attributes are abruptly modified at the time instance marked as t_{c2} from $13'd1328$ and $13'd1288$ to $13'd5664$ and $13'd1644$. As can be seen, the resultant PWM signals nor the internal control signals suffer from noncontinuities, and single-cycle convergence is achieved.

The zoomed-in view of Fig. 5(b) demonstrates the operation of the counter-comparator structures for the marked section in

Fig. 5(a) with $hs_{in}[n] = 13'd5664$ and $ls_{in}[n] = 13'd1644$. Here, the MSB sections of the hs and ls commands are $6'd22$ and $6'd6$ and their LSB sections are $7'd12$ and $7'd108$, respectively. Upon termination of the preceding cycle at time instance t_c [see Fig. 5(b)] the $mode$ signal is inverted and $mode_0$ hardware is activated. As shown in Fig. 2, the dual-edge counter-comparator structures are triggered by the internal p_1 and p_2 signals produced by the DL-multiplexer block. Their location along the DL dictates the time delay between each PWM segment termination [t_s and t_f in Fig. 5(b)] and the following counter update instances, Δ_h and Δ_l in Fig. 5(b), with single DE resolution. The former is calculated as $hs_{in}[6:0] \cdot t_{de}$ and the latter as $ls_{in}[6:0] \cdot t_{de}$, which for the case in hand equal 1.4 and 21.6 ns, respectively. As can be seen, the $mode_1$ hardware is deactivated and its internal counters are reset at the falling edge of the hs signal, marked as t_f in Fig. 5(b), to allow all internal logic sufficient settling time prior to the current switching-cycle termination at instance t_e .

B. Resolution Enhancement by Dithering

The frequency resolution, f_{res} , can be calculated as the difference between two consecutive period settings, $T_{sw}[n]$ and $T_{sw}[n] + 1$ according to

$$f_{res} = \frac{1}{T_{sw} \cdot t_{de}} - \frac{1}{(T_{sw} + 1) \cdot t_{de}} \approx t_{de} \cdot f_{sw}^2 \quad (6)$$

where the switching period equals

$$T_{sw} = hs_in[n] + ls_in[n]. \quad (7)$$




Fig. 6. Resolution enhancement by dithering. (a) Frequency dithering with $n_{frac} = 4$. (b) Duty-cycle dithering with $n_{frac} = 4$.

The duty-cycle resolution, D_{res} , is derived in a similar manner according to

$$D_{res} = \frac{hs + 1}{T_{sw}} - \frac{hs}{T_{sw}} = \frac{1}{T_{sw}}. \quad (8)$$

Equations (6)–(8) highlight the resolution improvements achieved by the HR-VFVDM compared with conventional modulators and at the same time exemplify the inevitable resolution degradation at high switching frequencies.

Therefore, additional resolution enhancement at high switching frequencies is facilitated in this study by dithering the HR-VFVDM on-time commands at a defined rate, varied by the desired accuracy. The dither factor, n_{frac} , dictates the number of switching cycles needed to achieve the desired fractional frequency or duty-cycle ratio as well as the dithering range. In this study, the dither factor may be assigned a negative value thus covering the entire range of switching frequencies and duty-cycle values between two consecutive PWM commands, bounded only by the dithering resolution. Duty-cycle resolution enhancement is achieved by keeping a constant duty-cycle ratio, D_{base} , for $|n_{frac}|$ switching cycles followed by a single cycle with a modified duty-cycle command, $D_{base} + \text{sgn}(n_{frac})$. Similarly, frequency resolution enhancement is carried out by dithering the HR-VFVDM period between T_{iw} and $T_{sw} + \text{sgn}(n_{frac})$. For example, if a $0.25 f_{sw}$ resolution is required ($n_{frac} = 4$), the HR-VFVDM will generate a single $T_{sw} + 1$ period every four switching cycles as shown in Fig. 6(a). In a similar manner, duty-cycle dithering with the same factor is illustrated in Fig. 6(b). The resultant average frequency is calculated according to

$$\begin{aligned} f_{sw_dit} &= \frac{1}{[T_{sw} \cdot (n_{frac} - 1) + (T_{sw} + 1)] / n_{frac} \cdot t_{de}} \\ &= \frac{1}{t_{de}(T_{sw} + 1/n)} \end{aligned} \quad (9)$$

and its respective resolution according to

$$\begin{aligned} f_{res_dit} &= \frac{1}{t_{de}(T_{sw} + 1/(n + 1))} - \frac{1}{t_{de}(T_{sw} + 1/n)} \\ &\approx \frac{t_{de} \cdot f_{sw}^2}{n \cdot (n + 1)}. \end{aligned} \quad (10)$$

The average duty cycle is calculated by

$$D_{dit} = \frac{hs \cdot (n - 1) + (hs + 1)}{n \cdot T_{sw}} = \frac{hs + 1/n}{T_{sw}} \quad (11)$$





Fig. 7. (a) Possible output frequency values for a conventional DPWM, HR-VFVDM, and its resolution enhancement mode by 3-bit dithering. (b) Zoom-in view.

and the resultant resolution according to

$$D_{res_dit} = \frac{hs + 1/n}{T_{sw}} - \frac{hs + 1/(n + 1)}{T_{sw}} = \frac{1}{T_{sw} \cdot n \cdot (n + 1)}. \quad (12)$$

Fig. 7 demonstrates the possible switching frequencies of a conventional modulator, an HR-VFVDM, and its dithering-enabled realization for a 3-bit resolution enhancement. Here, the reference clock signal is generated by a 64 DE-based ring oscillator with $t_{de} = 200$ ps. As can be seen, the conventional realization cannot exceed an output frequency of approximately 20 MHz obtained for a counter-based modulator with a base clock frequency of nearly 40 MHz that resets every other clock cycle. The zoomed-in view of Fig. 7(b) demonstrates the resolution improvement introduced by the HR-VFVDM and its enhanced mode of operation by dithering. Plotted in blue dots are the possible output frequency values for a 3-bit dithering operation ranging from $|n_{frac}| = 2$ to $|n_{frac}| = 7$ according to (9), showcasing the extended frequency range.

III. SIMULATION CASE STUDY

Using the analysis and observation from Section II, a set of simulations has been conducted using [PowerSim, Inc.




Fig. 8. HB-LLC resonant converter with hybrid FM-PWM controller and the HR-VFVDM.

(PSIM)] to evaluate the HR-VFVDM functionality in closed-loop operation of an HB-LLC resonant converter-based SMPS operating in the MHz range for low-power IoT devices [12] and to compare it with conventional modulator architecture. Here, tight output voltage regulation is achieved by simultaneously modifying the switching frequency and the duty cycle to extend regulation capabilities while utilizing simple control resources, as shown in Fig. 8. The HR-VFVDM ring-oscillator comprises 128 DEs with a propagation delay of 200 ps resulting in relatively low base clock frequency of approximately 20 MHz according to (5), making it an attractive candidate for low-power IoT devices. The transformer's turns ratio is 3:4 and the nominal values of the resonant capacitance, C_r , resonant inductance, L_r , and leakage inductance, L_m , are 0.68 μH , 37 nH, and 2 μH , respectively. Therefore, the resonant frequency equals 1 MHz according to

$$f_{res} = \frac{1}{\sqrt{L_r C_r}}. \quad (13)$$

The control scheme and the controller architecture are discussed in detail in [12].

Fig. 9(a) shows the soft-start procedure and closed-loop steady-state operation for a 5-V input to 3.3-V output HB-LLC resonant converter operating at the MHz range. Here, conventional PWM modulator architecture is realized with a time resolution of 50 ns according to (5). Once closed-loop operation is enabled, the output voltage is regulated by means of conventional frequency control. As can be seen in the zoomed-in view of Fig. 9(b), the switching frequency is adjusted by the controller and assigned two values during steady-state: 1 MHz and 1.052 MHz by comparing the internal counter value to two consecutive threshold values of 20 and 19, respectively. As can be seen, the DPWM frequency resolution is not sufficient for the desired zero-error bin which results in non-negligible low-frequency oscillations in the output voltage and resonant currents, i_{Lm} and i_r . The cyclic modification of the switching frequency between two consecutive values indicates a lack of correlation between the desired output voltage and the achievable set of conversion ratios. These oscillations significantly increase the required filtering efforts which directly translates into increased overall solution volume.





Fig. 9. Voltage mode controlled 5–3.3 V high-frequency HB-LLC resonant converter with conventional DPWM. (a) Soft-start and closed-loop operation. (b) Zoomed-in view.





Fig. 10. Hybrid FM-PWM controlled 5–3.3 V high-frequency HB-LLC resonant converter with HR-VFVDM. (a) Soft-start and closed-loop operation. (b) Zoomed-in view.

Fig. 10 demonstrates the soft-start and closed-loop operation of the hybrid-controlled HB-LLC resonant converter enabled by an HR-VFVDM module, as shown in Fig. 8. Once the




Fig. 11. All-digital HR-VFVDM layout in 0.18- μm 5-V CMOS process.

closed-loop operation is activated, the controller adjusts the switching frequency and the duty-cycle simultaneously with a single DE resolution to maintain the output voltage within its zero-error bin. The added duty-cycle modulation capabilities along with the improved frequency resolution [see (1)] result in tightly regulated output voltage without undesired oscillations. The zoomed-in view of Fig. 10(b) shows the output voltage and resonant currents along with the h_s and l_s gating signals operating at 1.008 MHz with a duty cycle of 54%.

IV. CROSS PLATFORM IMPLEMENTATION OF DL-BASED DPWMS

A. IC Implementation

The realization of the HR-VFVDM relies on an automated digital implementation flow, using vendor's standard cells thus eliminating the need for extensive custom design. The ASIC implementation is described through three main steps. In the first step, each module is described in HDL as a standalone unit. This is done for the simplicity of the verification and functionality simulations. Then, each unit is translated into hardware using synthesis and timing verification tools resulting in an optimized gate-level representation. In this step, physical design constraints are enforced to ensure tight and dense realization of DL-based structures such as the ring-oscillator and high symmetry in modules such as the multiplexer-array which comprises several instantiations of the same submodule. In the third step, all units are integrated together into the higher hierarchy of the HR-VFVDM. Here, the automated place-and-route tools are instructed to position specific submodules adjacent to each other in accordance with the required data paths along with conventional area and timing constraints to achieve compact silicon realization without compromising on resolution. This prohibits the CAD tools to perform general area optimization but rather takes into account the asynchronous nature of the architecture and its structure as shown in Fig. 1. The resultant layout with an overall silicon area of 0.18 mm² is shown in Fig. 11. As can be seen, the layout encapsulates the core attributes of the design, among them the symmetry between $mode_0$ and $mode_1$ hardware, the adjacency of the DL and the multiplexer array, etc.

Integrated implementations of DL-based architectures require special attention in the design of their respective elementary DE, since it has an impact on their linearity and resolution attributes [27], [28], [38]. In DPWM architectures where the DL is used as a fine-tuning mechanism independent of the clock generation circuitry, relatively complex compensation structures are incorporated to adjust the time delay to the fundamental switching frequency to ensure the correct operation of the modulator and to account for process variations, temperature, and aging [39]. For example, a differential DE fed by a supply-insensitive replica biasing module is discussed in [38] and a delay-adjustable unit is utilized in the DPWM of [30]. To produce an all-digital realization while easing design complexity, a different approach is taken in this study in which the DL structure acts as both the internal clock generation circuitry as well as the modulator's fine-tuning module, as discussed in Section II. While the above-mentioned variations may affect the resultant time-resolution attribute of the HR-VFVDM, they will not jeopardize the correctness of its operation since the fine-tuning mechanism is inherently derived from the fundamental switching frequency. Since the modulator operates in a closed loop (for the target applications), any variation of its time resolution will be compensated by the digital control loop. Therefore, a symmetrical DE chosen from the stand cell library is sufficient to construct the DL module allowing dense and symmetrical placement as discussed earlier. TowerJazz power-management platform, as many other process design kits (PDKs), offers a symmetrical buffer cell that allows simple and straightforward implementation through HDL source codes. It should be emphasized that such a cell can also be designed as a standalone unit and included in the standard cell library for synthesis [40].

B. FPGA Implementation

The realization of DL-based architectures on programmable fabrics such as FPGAs largely follows the ASIC design guidelines with several key modifications. First, an in-depth investigation of the target FPGA should be conducted with emphasis on DL-based structures that can be exploited in the implementation of the ring oscillator or the programmable dead-time modules. For example, Xilinx Virtex FPGAs [41] include several custom-designed voltage-tolerant components (IODELAY) to perform HR delay adjustments for DDR interfaces that can be instantiated as part of the HR-VFVDM. Another resource found in modern FPGAs is the DCM module which enables clock frequency manipulations such as duplication, multiplication, division, and phase shifting [27]. Here, the phase-shifted replicas of the reference clock are utilized as delayed replicas for the purpose of fine-tuning. This approach results in highly linear and robust realization [27] but with a penalty of an extremely high-frequency reference clock due to the limited phase shifting capabilities. Moreover, such an approach may be limited due to available hardware resources and will entail additional design efforts during a transition to ASIC.

An alternative approach, pursued in this study, is realizing DL-based structures with carry-chain blocks [38] or simple look-up tables (LUTs) available in every programmable fabric




Fig. 12. (a) Manual placement of a DL structure in an Altera (Intel) Cyclone V FPGA. (b) Zoom-in view.

unit or with dedicated delay-cells that are typically instantiated to fix hold time violations in synchronous designs. For example, carry chain DL realizations exploit the low latency path traditionally used to propagate the carry bit between two consecutive adders. To ensure constant propagation delay regardless of specific DL realization, their location should be fixed and confined to a compact area. However, in most FPGAs, these cells are not found in all rows or columns of the mesh grid which results in gaps between routed regions of the DL, as can be seen in Fig. 12(a). Therefore, some degradation is expected in terms of time resolution due to the additional delay, an undesired phenomenon that can be minimized by positioning the submodules in adjacency according to the data flow. Shown in Fig. 12(b) is a zoomed-in view of a configurable logic block (CLB) and its internal routings between DEs realized as part of the ring oscillator.

V. POST-LAYOUT VALIDATION AND EXPERIMENTAL RESULTS

To validate the operation of the new HR-VFVDM, it has been realized in TowerJazz 0.18- μm 5-V CMOS process as well as on Altera Cyclone V FPGA. The source codes, i.e., the HDL (Verilog) codes, for the FPGA and ASIC implementations are identical and were converted to hardware using Quartus environment and Cadence tools (dc and encounter), respectively. The DL comprises 128 DEs and the on-time commands, i.e., $hs_{on}[n]$ and $ls_{on}[n]$, are 13-bit long.

Shown in Figs. 13–16 are post-layout results of the integrated realization during steady-state and transient scenarios carried out in the Virtuoso environment with Cadence ADE simulation tools to account for both routing delays and parasitics. Steady-state operation is demonstrated in Fig. 13 for $hs_{on} = 13'd2280$ and $ls_{on} = 13'd1720$. The switching frequency and the duty cycle remain constant and equal 1.25 MHz and 57%, respectively. As can be seen, the *mode* signal changes periodically indicating the operating time intervals of each hardware module (*Mode*₀ or *Mode*₁ in Fig. 11). The SR-FF input signals, *on_trg* and *off_trg*, are shown to exemplify the relationships between the counter-comparator




Fig. 13. (a) Post-layout results of steady-state operation with $f_{sw} = 1.25$ MHz and $D = 0.57$. (b) Zoom-in view.




Fig. 14. Post-layout results for a stepwise change in both switching cycle segments. $f_{sw1} = 880$ kHz, $f_{sw2} = 457$ kHz, $D_1 = 0.17$, and $D_2 = 0.29$.

modules and the generated PWM signals. The HR attributes of the generated PWM signals are demonstrated in the zoomed-in view of Fig. 13(b) where the *on_trg* signal rises to logic high asynchronously to the ring-oscillator reference signal, *clk_base*.




Fig. 15. Linearity verification of the HR-VFVDM for three temperature corners.




Fig. 16. Internal submodules' power dissipation for multiple switching conditions.

Fig. 14 demonstrates the modulator's response to an abrupt change in both duty-cycle and switching frequency attributes. Prior to the transition event, the switching frequency is 880 kHz, and the on-time commands of $hs_{on}[n]$ and $ls_{on}[n]$ are 13'd959 and 13'd4721, respectively. The modified values of $hs_{on}[n]$ and $ls_{on}[n]$ are 13'd3193 and 13'd7746, respectively, resulting in the new switching frequency of 457 kHz. As can be seen, the new steady-state is achieved within a single switching cycle thus validating its compatibility in advanced hybrid PFM-PWM controllers for resonant converters [11], [12].

Fig. 15 shows the hs pulsewidth as a function of its 13-bit on-time command for different temperature corners while the ls pulsewidth remains constant. As can be seen, monotonicity and linearity attributes are attained. The time resolution of the integrated realization is extracted from the post-layout simulations by calculating the slope of the pulsewidth dependency on its respective drive command, as shown in Fig. 15. For nominal operating conditions, the time resolution equals approximately 200 ps regardless of the operating point. This can also be attained from the time-domain simulations as in Fig. 14 by calculating the local derivative with respect to a given




Fig. 17. Experimental results of a change in both frequency and duty-cycle attributes. $f_{sw1} = 1.47$ MHz, $f_{sw2} = 1.12$ MHz, $f_{sw3} = 1.05$ MHz, $D_1 = 0.5$, $D_2 = 0.616$, and $D_3 = 0.784$.

change in on-time commands. This property can be further enhanced if a more advanced fabrication process is used (such as a deeper submicrometer process) with no modification to the HDL code. Moreover, while the temperature has an impact on the time-resolution attribute of the module it does not affect its linearity or monotonicity characteristics. When integrated into a digital controller, the best- and worst-case time-resolution attributes are taken into consideration when designing the control coefficients in the form of small-signal PWM modulator gain to ensure accurate regulation capabilities across the entire temperature range.

Power dissipation of the internal digital blocks has been extracted for a wide range of switching conditions (600 kHz–2.2 MHz), as shown in Fig. 16. As can be seen, the total power consumption remains below 1.2 mW for the entire validated range. The dissipated power slightly increases as a function of the switching frequency due to the increased number of internal mode transitions, counter-reset operations, and control signal modifications.

Shown in Fig. 17 are experimental waveforms of the FPGA-based realization operating in the MHz range (1.47, 1.12, and 1.05 MHz) with arbitrary duty-cycle commands (50%, 61.6%, and 78.4%). In this scenario, the on-time of the low-side PWM signal, ls , remains constant while the duration of the high-side signal, hs , is extended in a stepwise manner at time locations marked as t_c in Fig. 17. As can be seen, correct operation and single-cycle convergence are obtained for concurrent changes of both switching attributes, i.e., f_{sw} and D , regardless of the relatively complicated routing of asynchronous designs in programmable platforms which confirms the design guidelines discussed in Section IV. Moreover, the frequency-hopping operation demonstrated in Figs. 14 and 17 also validates the potential incorporation of the HR-VFVDM in frequency-hopped PWM controllers and in spread spectrum clocking schemes [41].

The time resolution of the FPGA-based realization is calculated by increasing the on-time command by a predefined number of DEs and measuring the resultant change in the pulsewidth. This is shown in Fig. 18, for two consecutive 100 DEs change of the on-time command. As can be seen,




Fig. 18. Experimental time-resolution measurement for two consecutive 100 DEs increase in the $hs[n]$ command.






Fig. 19. Monotonicity and linearity verification for $f_{sw} = 1.95$ MHz, $D_1 = 0.4$, and $D_2 = 0.6$.

the pulsewidth is increased by 22 ns for each alteration, and a time resolution of 220 ps is derived. The DE propagation time, t_{de} , is the main contributor to the overall time resolution of the modulator. However, interconnect delays have an effect as well which is inherently considered in the aforementioned resolution calculations.

Fig. 19 demonstrates the monotonicity and linearity experimental verification of the FPGA prototype. Ideally, for the smallest change in the duty-cycle command (i.e., 1 LSB) the generated PWM signal's on-time will increase or decrease by the delay of a buffer-cell (t_{de}). In this study, this is verified by increasing the on-time command of hs by one every ten switching cycles in a cyclic manner and averaging over time. To maintain constant switching frequency, the on-time command of ls undergoes the same procedure but with reversed polarity. Theoretically, a right-triangular waveform with a constant slope correlated with the average propagation delay of a single DE is expected for the hs signal and a left-triangular waveform for the ls signal. Here, the switching frequency is maintained at 1.95 MHz and the duty cycle varies from 40% to 60%. As can be seen in the experimental results of Fig. 19, a constant slope is obtained for both hs and ls signals forming the aforementioned triangular waveforms in the region of interest.



(a)



(b)

Fig. 20. Persistence measurements of two FPGA realizations. (a) Asynchronous-oriented implementation. (b) Conventional implementation.


Fig. 20 demonstrates persistence measurements of two FPGA realizations at the rising- and falling edges of the hs and ls signals, respectively. The first follows the design guidelines of Section IV with predefined implementation regions for each submodule according to the signal flow and special emphasis on symmetry between $Mode_0$ and $Mode_1$ hardware. As can be seen, consistent operation is obtained thus validating the HR attributes of the design. On the other hand, the second realization which follows conventional place and route routines results in significant jitter which lowers the time resolution of the module.

Figs. 21 and 22 demonstrate the incorporation of the HR-VFVDM in a resonant-based SMPS. Here, a high-frequency HB-LLC resonant converter for low-power applications is realized with an input voltage range of 3–7 V. The nominal values of the resonant capacitance, C_r , resonant inductance, L_r , and leakage inductance, L_m , are 0.68 μ F, 37 nH, and 2 μ H, respectively. Therefore, the resultant nominal resonance frequency of the LLC tank is 1 MHz, according to (13).


The extended gain regions attribute for the HB-LLC resonant converter is demonstrated in Fig. 21. Here, a frequency sweep from 830 kHz to 1.35 MHz is carried out with an HR-VFVDM [Fig. 21(a)] and a conventional DPWM

TABLE I
COMPARISON WITH PRIOR DPWM ARCHITECTURES

Ref.	Year	Platform	Switching frequency	Time resolution	Bits	Input clock frequency	Frequency modulation	Duty-cycle modulation
[20]	2021	Xilinx Artix-7 FPGA	<1MHz	1.25ns	10	20-25MHz	NA	Yes
[44]	2020	Kintex 7	<1MHz	50ps	15	250MHz	NA	Yes
[43]	2018	Xilinx Artix-7 FPGA	<1MHz	625ps	11	200MHz	NA	Yes
[45]	2008	0.6 μ m BiCD	<1MHz	1.22ns	10	25MHz	NA	Yes
This paper	2023	0.18 μ m 5V CMOS and Cyclone V FPGA	<2.5MHz	200/220ps	13	None	Yes	Yes



(a)



(b)

Fig. 21. Comparison of achievable voltage conversion ratios for a high-frequency HB-LLC resonant converter driven by (a) HR-VFVDM and (b) conventional DPWM.

modulator [Fig. 21(b)] with an input voltage of 4 V and a resistive load of 7.2 Ω . As can be seen the output voltage and the resonant current at the primary side are identical for the initial and final frequencies, i.e., 830 kHz and 1.35 MHz, which validates the capabilities of both modulators to produce gating signals in the tested range. Here, the drive command is slowly increased by 1 LSB at a time to allow the settling of the output voltage with respect to the new switching conditions. As can be seen, a smooth and continuous output voltage is obtained in Fig. 21(a) due to the single DE resolution. However, for the conventional DPWM of Fig. 21(b), the output voltage exhibits a very narrow range of possible gain regions compared to Fig. 21(a), which agrees with the case study

of Section III. Two exemplary output voltage transitions are marked, Δ_1 and Δ_2 , which highlight the degradation of the frequency resolution as the switching frequency increases, i.e., $\Delta_2 > \Delta_1$.

Fig. 22 shows closed-loop operation at the MHz range of two HB-LLC resonant converter-based SMPS with an input voltage of 7 V, output voltage of 3.3 V, and a resistive load of 10 Ω . In Fig. 22(a) and (b), a conventional DPWM module is utilized by the digital controller to generate the gating signals for the power-stage transistors (see Fig. 10). As can be seen, the controller interchangeably modifies the switching frequency (1.11 and 1.16 MHz) which results in low dc error but with significant low-frequency output voltage ripple, driving the converter into the audio band. This is due to the reduced number of gain regions at high switching frequencies as discussed in Section III and demonstrated in Fig. 21. The zoomed-in view of Fig. 22(b) shows a transition from 1.11-MHz operation to 1.16 MHz along with the resonant current at the transformer's primary side, i_r . Shown in Fig. 22(c) and (d) are the resultant waveforms in case an HR-VFVDM is incorporated into the digital controller. As can be seen, the steady-state error remains zero while operating at a constant switching frequency, which significantly reduces output voltage ripple and resonant current aberrations. In agreement with the case study of Section III, the single DE resolution is the enabler for tight output voltage regulation without low-frequency voltage ripples, which simplifies filtering efforts and drives the converter away from the audio band. Here, the converter operates with an above 50% duty-cycle ratio, taking advantage of the HR variable duty-cycle attribute of the modulator by realizing the control law discussed in [12].

Table I provides a comparison with prior DPWM architectures. The compared architectures are synthesizable, i.e., can be described by HDL, and realized as an integrated module or on programmable platforms. As can be seen, most realizations require a high-frequency external clock which is correlated with the overall time resolution and power consumption. As shown, state-of-the-art modulators realized on modern FPGAs can achieve resolution as high as 50 ps for certain operating conditions. However, since the high-frequency input clock is commonly used to obtain the HR attributes, it does not increase the possible operating frequency or support on-the-fly HR adjustments of both the duty cycle and the switching frequency. Moreover, most FPGA-based DPWM units exploit modern FPGA resources such as DCMs, which makes the transition to dedicated ASIC complex and expensive.




Fig. 22. Closed-loop operation in the MHz range of a HB-LLC resonant converter with input voltage of 7 V and regulated output of 3.3 V with conventional DPWM module (a-b) and an HR-VFVDM (c-d).

VI. CONCLUSION

A new architecture for an all-digital variable-frequency variable-duty-cycle modulator has been presented and verified

through post-layout simulations and experimental data. The modulator generates gating signals with the adjustable switching frequency, duty-cycle, and dead-time attributes with the time resolution of a single DE while ensuring single-cycle convergence. This is achieved by incorporating a DL-multiplexer module and utilizing its propagating signals to implement an algorithm that allows independent on-time commands for each segment of the switching cycle. The solution is compact, scalable, and based on stand cells alone without any custom-designed modules or high-frequency clock resources, thus making it an attractive candidate for integration in low-power modern digital controller ICs.

The HR-VFVDM has been designed in a digital-oriented approach and implemented on a 0.18- μm 5-V CMOS process resulting in a total silicon area of 0.18 mm^2 as well as on a programmable logic fabric to showcase the adaptability of the architecture. Post-layout simulations of steady-state and transient scenarios are provided, demonstrating highly linear characteristics with 200-ps time resolution at nominal operating conditions and single-cycle convergence. Experimental results of the FPGA prototype show a time resolution of 220 ps and validate the design guidelines for asynchronous realizations of DL-based structures on programmable platforms.

REFERENCES

- [1] M. M. Islam, D. R. Allee, S. Konasani, and A. A. Rodriguez, "A low-cost digital controller for a switching DC converter with improved voltage regulation," *IEEE Power Electron Lett.*, vol. 2, no. 4, pp. 121–124, Dec. 2004.
- [2] W. R. Liou et al., "A programmable controller IC for DC/DC converter and power factor correction applications," *IEEE Trans. Ind. Informat.*, vol. 9, no. 4, pp. 2105–2113, Nov. 2013.
- [3] B. J. Patella, A. Prodic, A. Zirger, and D. Maksimovic, "High-frequency digital PWM controller IC for DC–DC converters," *IEEE Trans. Power Electron.*, vol. 18, no. 1, pp. 438–446, Jan. 2003.
- [4] C. Fernandez, P. Zumel, M. Granda, M. Sanz, A. Lazaro, and A. Barrado, "SoC implementation of an autonomous identification and control system for DC/DC power converters," in *Proc. IEEE 17th Workshop Control Modeling Power Electron. (COMPEL)*, Jun. 2016, pp. 1–6.
- [5] P. Zumel, C. Fernandez, M. Sanz, A. Lazaro, and A. Barrado, "Step-by-step design of an FPGA-based digital compensator for DC/DC converters oriented to an introductory course," *IEEE Trans. Educ.*, vol. 54, no. 4, pp. 599–609, Nov. 2011.
- [6] X. Zhang and D. Maksimovic, "Multimode digital controller for synchronous buck converters operating over wide ranges of input voltages and load currents," *IEEE Trans. Power Electron.*, vol. 25, no. 8, pp. 1958–1965, Aug. 2010.
- [7] N. Chen, S. Ma, L. Yang, and T. Wei, "Digital V2 controller IC using delta operator and improved average predictive control for DC–DC converters with fast transient response," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 10, no. 3, pp. 3219–3229, Jun. 2022.
- [8] J. Quintero, A. Barrado, M. Sanz, C. Fernández, and P. Zumel, "Impact of linear–nonlinear control in multiphase VRM design," *IEEE Trans. Power Electron.*, vol. 26, no. 7, pp. 1826–1831, Jul. 2011.
- [9] M. Krug, F. Nuber, and G. Bretthauer, "Variable frequency digital PWM controller for low-power buck converters," in *Proc. IEEE Int. Conf. Ind. Technol. (ICIT)*, Mar. 2015, pp. 1226–1231.
- [10] C.-Y. Yang, J.-Y. Huang, and J.-H. Weng, "Realization of buck converter with adaptive variable-frequency control," in *Proc. 30th IEEE Int. Syst.-Chip Conf. (SOCC)*, Sep. 2017, pp. 211–214.
- [11] H.-P. Park and J.-H. Jung, "PWM and PFM hybrid control method for LLC resonant converters in high switching frequency operation," *IEEE Trans. Ind. Electron.*, vol. 64, no. 1, pp. 253–263, Jan. 2017.
- [12] T. Urkin and M. M. Peretz, "Hybrid PFM-PWM digital controller for miniaturized high-frequency LLC converters integrated in advanced IoT devices," in *Proc. IEEE 23rd Workshop Control Modeling Power Electron. (COMPEL)*, Jun. 2022, pp. 1–7.

- [13] T. Rosa, M. Leoncini, and S. L. M. Ghioni, "A novel start-up technique for time-based boost converters with seamless PFM/PWM transition," in *Proc. IEEE Int. Symp. Circuits Syst. (ISCAS)*, Oct. 2020, pp. 1–5.
- [14] F. C. Lee and Q. Li, "High-frequency integrated point-of-load converters: Overview," *IEEE Trans. Power Electron.*, vol. 28, no. 9, pp. 4127–4136, Sep. 2013.
- [15] B. Sahu and G. A. Rincon-Mora, "A low voltage, dynamic, noninverting, synchronous buck-boost converter for portable applications," *IEEE Trans. Power Electron.*, vol. 19, no. 2, pp. 443–452, Mar. 2004.
- [16] M. P. Kazmierkowski, M. Jasinski, and G. Wrona, "DSP-based control of grid-connected power converters operating under grid distortions," *IEEE Trans. Ind. Informat.*, vol. 7, no. 2, pp. 204–211, May 2011.
- [17] L. R. Merchan-Villalba, J. M. Lozano-Garcia, J. G. Avina-Cervantes, H. J. Estrada-Garcia, and J. Martinez-Patiño, "Matrix converter based on SVD modulation using a microcontroller as unique controlling device," *IEEE Access*, vol. 7, pp. 164815–164824, 2019.
- [18] O. Trescases, A. Prodic, and W. T. Ng, "Digitally controlled current-mode DC–DC converter IC," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 58, no. 1, pp. 219–231, Jan. 2011.
- [19] S. Saggini, D. Trevisan, P. Mattavelli, and M. Ghioni, "Synchronous-asynchronous digital voltage-mode control for DC–DC converters," *IEEE Trans. Power Electron.*, vol. 22, no. 4, pp. 1261–1268, Jul. 2007.
- [20] D. Sun, J. Hu, C. Wang, X. Cheng, and W. Gu, "A delay-line DPWM architecture with compensation module and delay-adjustable unit based on DLL," *IEEE Trans. Power Electron.*, vol. 36, no. 1, pp. 1080–1091, Jan. 2021.
- [21] M. Fernandez-Gomez, A. Sanchez, A. de Castro, J. Lopez, P. Zumel, and C. Fernandez, "Design and implementation of two hybrid high frequency DPWMs using delay blocks on FPGAs," *IEEE Trans. Power Electron.*, vol. 36, no. 12, pp. 14567–14578, Dec. 2021.
- [22] A. D. Castro and E. Todorovich, "High resolution FPGA DPWM based on variable clock phase shifting," *IEEE Trans. Power Electron.*, vol. 25, no. 5, pp. 1115–1119, May 2010.
- [23] A. V. Peterchev and S. R. Sanders, "Quantization resolution and limit cycling in digitally controlled PWM converters," *IEEE Trans. Power Electron.*, vol. 18, no. 1, pp. 301–308, Jan. 2003.
- [24] Y. Lee, T. Kang, and J. Kim, "A 9–11-bit phase-interpolating digital pulsewidth modulator with 1000x frequency range," *IEEE Trans. Ind. Appl.*, vol. 51, no. 4, pp. 3376–3384, Jul. 2015.
- [25] S. U. Rehman, M. M. Khafaji, C. Carta, and F. Ellinger, "A 0.9-pJ/bit 10-Gb/s controlled capacitor-discharge 2-bit pulsewidth modulator in 45-nm SOI CMOS," *IEEE Microw. Wireless Compon. Lett.*, vol. 29, no. 1, pp. 53–55, Jan. 2019.
- [26] D. Navarro, O. Lucía, L. A. Barragán, J. I. Artigas, I. Urriza, and O. Jiménez, "Synchronous FPGA-based high-resolution implementations of digital pulse-width modulators," *IEEE Trans. Power Electron.*, vol. 27, no. 5, pp. 2515–2525, May 2012.
- [27] M. G. Batarseh, W. Al-Hoor, L. Huang, C. Iannello, and I. Batarseh, "Window-masked segmented digital clock manager-FPGA-based digital pulsewidth modulator technique," *IEEE Trans. Power Electron.*, vol. 24, no. 11, pp. 2649–2660, Nov. 2009.
- [28] M. Fernandez-Gomez, C. Fernandez, P. Zumel, A. Sanchez, and A. D. Castro, "Design of DPWM with high resolution under 80 ps using low-cost Xilinx FPGA," in *Proc. IEEE Appl. Power Electron. Conf. Expo. (APEC)*, Mar. 2020, pp. 3043–3048.
- [29] E. Abramov, T. Vekslender, O. Kirshenboim, and M. M. Peretz, "Fully integrated digital average current-mode control voltage regulator module IC," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 6, no. 2, pp. 485–499, Jun. 2018.
- [30] V. Yousefzadeh, T. Takayama, and D. Maksimovi, "Hybrid DPWM with digital delay-locked loop," in *Proc. IEEE Workshops Comput. Power Electron.*, Jul. 2006, pp. 142–148.
- [31] S. C. Huerta, A. D. Castro, O. García, and J. A. Cobos, "FPGA-based digital pulsewidth modulator with time resolution under 2 ns," *IEEE Trans. Power Electron.*, vol. 23, no. 6, pp. 3135–3141, Nov. 2008.
- [32] E. F. C. Grabovski and S. A. Mussa, "High resolution FPGA-based symmetrical digital pulse width modulator," in *Proc. IEEE 8th Int. Symp. Power Electron. Distrib. Gener. Syst. (PEDG)*, Apr. 2017, pp. 1–5.
- [33] M. M. Peretz and S. Ben-Yaakov, "Digital control of resonant converters: Enhancing frequency resolution by dithering," in *Proc. 24th Annu. IEEE Appl. Power Electron. Conf. Exposit.*, Feb. 2009, pp. 1202–1207.
- [34] J. Mooney, M. Halton, P. Jordanov, and V. O'Brien, "Dithered multi-bit sigma-delta modulator based DPWM for DC–DC converters," in *Proc. IEEE Appl. Power Electron. Conf. Expo. (APEC)*, Mar. 2015, pp. 2835–2839.
- [35] Q. Yan, P. Sun, L. Xiao, R. Zhao, and H. Xu, "A combined DPWM based on DSOGI-FLL for switching-loss reduction and dead-time compensation," *IEEE Access*, vol. 8, pp. 34783–34793, 2020.
- [36] A. V. Peterchev and S. R. Sanders, "Digital multimode buck converter control with loss-minimizing synchronous rectifier adaptation," *IEEE Trans. Power Electron.*, vol. 21, no. 6, pp. 1588–1599, Nov. 2006.
- [37] B. Halivni and M. M. Peretz, "Digital controller for high-performance multiphase VRM with current balancing and near-ideal transient response," in *Proc. IEEE Appl. Power Electron. Conf. Expo. (APEC)*, New Orleans, LA, USA, Mar. 2020, pp. 2206–2213.
- [38] H. C. Foong, M. T. Tan, and Y. Zheng, "A supply and process-insensitive 12-bit DPWM for digital DC–DC converters," in *Proc. 52nd IEEE Int. Midwest Symp. Circuits Syst.*, Aug. 2009, pp. 929–932.
- [39] D. Costinett, M. Rodriguez, and D. Maksimovic, "Simple digital pulse width modulator under 100 ps resolution using general-purpose FPGAs," *IEEE Trans. Power Electron.*, vol. 28, no. 10, pp. 4466–4472, Oct. 2013.
- [40] J. Agustin and M. Lopez-Vallejo, "An in-depth analysis of ring oscillators: Exploiting their configurable duty-cycle," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 62, no. 10, pp. 2485–2494, Oct. 2015.
- [41] *Application Note: Virtex-5 FPGA User Guide*, Xilinx, San Jose, CA, USA, 2012. [Online]. Available: <https://docs.xilinx.com>
- [42] C. Tao and A. A. Fayed, "PWM control architecture with constant cycle frequency hopping and phase chopping for spur-free operation in buck regulators," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 21, no. 9, pp. 1596–1607, Sep. 2013.
- [43] S. Hu, J. Naiti, H. Shanshan, and L. Hongtao, "FPGA-based high resolution DPWM control circuit," *J. Syst. Eng. Electron.*, vol. 29, no. 6, pp. 1136–1141, Dec. 2018.
- [44] L. Yu, S. Xu, H. Zhang, L. Shi, and W. Sun, "Design and implementation of a hybrid DPWM under 50 ps resolution based on general-purpose FPGA," *Int. J. Circuit Theory Appl.*, vol. 49, pp. 1–14, May 2020.
- [45] K. Nakamura et al., "10A 12 V 1 chip digitally-controlled DC/DC converter IC with high resolution and high frequency DPWM," in *Proc. 13th Int. Power Electron. Motion Control Conf.*, Poznan, Poland, Sep. 2008, pp. 498–503.



Tom Urkin (Student Member, IEEE) was born in Ra'anana, Israel, in 1990. He received the B.Sc. and M.Sc. degrees in electrical and electronics engineering from the Ben-Gurion University of the Negev, Be'er Sheva, Israel, in 2017 and 2019, respectively, where he is currently pursuing the Ph.D. degree in electrical and computer engineering with the Center for Power Electronics and Mixed-Signal IC.

His current research interests include power and analog IC, mixed-signal integration for power management systems, power systems ON-chip, hybrid voltage regulation solutions, and smart control methods for switch-mode power supplies.



Mor Mordechai Peretz (Member, IEEE) was born in Be'er Sheva, Israel, in 1979. He received the B.Tech. degree in electrical engineering from the Negev Academic College of Engineering, Be'er Sheva, in 2003, and the M.Sc. and Ph.D. degrees in electrical and computer engineering from Ben-Gurion University of the Negev, Be'er Sheva, in 2005 and 2010, respectively.

From 2010 to 2012, he was a Post-Doctoral Fellow with the Laboratory for Power Management and Integrated SMPS, University of Toronto, Toronto, ON, Canada. In 2012, he joined the Department of Electrical and Computer Engineering, Ben-Gurion University of the Negev, where he established and currently directs the Center for Power Electronics and Mixed-Signal IC, Be'er Sheva. He has authored more than 150 scientific publications and an inventor of 20 patents with a significant portion of licensed technologies and knowledge transfer worldwide. His research interests include digital and smart control methods for efficient energy processing, miniaturization of energy interfaces, mixed-signal IC design as well as PMIC, electronics instrumentation, applications of nonlinear magnetics, and management of sustainable and renewable energy systems.

Prof. Peretz serves as an Associate Editor for the IEEE TRANSACTIONS ON POWER ELECTRONICS and the IEEE JOURNAL OF EMERGING AND SELECTED TOPICS IN POWER ELECTRONICS. He also serves as a Consultant and an Advisory Board Member to several industry leaders and is a Co-Founder and the CEO for CaPow—perpetual power (capow.energy).